Bhuyan, 1987 - Google Patents

Analysis of interconnection networks with different arbiter designs

Bhuyan, 1987

Document ID
3557638988417922425
Author
Bhuyan L
Publication year
Publication venue
Journal of Parallel and Distributed Computing

External Links

Snippet

In performance evaluation of interconnection networks, it is usually assumed that in the event of conflicts a request is accepted with equal probability. This paper illustrates that this arbitration policy discriminates against remote or less frequent requests because it rejects …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Programme synchronisation; Mutual exclusion, e.g. by means of semaphores; Contention for resources among tasks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/372—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a time-dependent priority, e.g. individually loaded time counters or time slot
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
CA1104226A (en) Computer useful as a data network communications processor unit
US4633394A (en) Distributed arbitration for multiple processors
EP0198010B1 (en) Packet switched multiport memory nxm switch node and processing method
US8099561B2 (en) Shared memory system for a tightly-coupled multiprocessor
EP0380857B1 (en) Arbitrating communication requests in a multi-processor computer system
US5734649A (en) Data packet router
EP0352490A2 (en) A technique for parallel synchronization
Bhuyan Analysis of interconnection networks with different arbiter designs
JPH0855083A (en) Pseudo-round-robin arbitration system
KR100477641B1 (en) Bus system and path decision method therefor
US7664901B2 (en) Data processing apparatus and method for arbitrating access to a shared resource
US4363096A (en) Arbitration controller providing for access of a common resource by a duplex plurality of central processing units
US10740269B2 (en) Arbitration circuitry
CN117112246B (en) Control device of spin lock
US9582442B2 (en) Intercomponent data communication between different processors
CN115495399B (en) Distributed arbitration system, method, device, storage medium and electronic equipment
US4454581A (en) Bus contention circuit
US10949258B1 (en) Multistage round robin arbitration in a multiuser system
JPS59148952A (en) Preference sequence circuit
Bajaj et al. Arbitration schemes for multiprocessor Shared Bus
Nedbailo et al. Designing a QoS-enabled 2 GHz On-Chip Network Router in 16nm CMOS
WO2024174122A1 (en) Cache routing structure and method, and chip
Muppala et al. Arbiter designs for multiprocessor interconnection networks
US8688880B2 (en) Centralized serialization of requests in a multiprocessor system
JPS59125465A (en) Multi-processor system