Sawyer, 2013 - Google Patents
Source-synchronous serialization and deserialization (up to 1050 Mb/s)Sawyer, 2013
View PDF- Document ID
- 2016080389166161460
- Author
- Sawyer N
- Publication year
- Publication venue
- Xilinx XAPP1064
External Links
Snippet
The data stream is a multiply by two of the incoming clock, commonly called Double Data Rate (DDR) reception. A DDR data stream is shown in Figure 2. Each transition of the clock indicates a change in the state of a data line. There are two ways of receiving this kind of …
- 229920000729 poly(L-lysine) polymer 0 abstract description 94
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/131—Digitally controlled
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6744285B2 (en) | Method and apparatus for synchronously transferring data across multiple clock domains | |
US9225344B2 (en) | Methods and apparatus for aligning clock signals on an integrated circuit | |
US8782459B2 (en) | Apparatus and method for advanced synchronous strobe transmission | |
US8942333B2 (en) | Apparatus and methods for clock alignment for high speed interfaces | |
US7003423B1 (en) | Programmable logic resource with data transfer synchronization | |
US7512201B2 (en) | Multi-channel synchronization architecture | |
TWI723006B (en) | High speed data transfer using calibrated, single-clock source synchronous serializer-deserializer protocol | |
US8839018B2 (en) | Programmable mechanism for optimizing a synchronous data bus | |
CN103201990A (en) | Adjustable finite impulse response transmitter | |
US8683253B2 (en) | Optimized synchronous strobe transmission mechanism | |
US8751851B2 (en) | Programmable mechanism for synchronous strobe advance | |
US20050008110A1 (en) | System and method for data phase realignment | |
US7831856B1 (en) | Detection of timing errors in programmable logic devices | |
US9088276B2 (en) | Pre-emphasis control circuit for adjusting the magnitude of a signal over a period according to a fraction of a bit-time | |
US8782460B2 (en) | Apparatus and method for delayed synchronous data reception | |
US20030141908A1 (en) | Clock ratio dsta synchronizer | |
Sawyer | Source-synchronous serialization and deserialization (up to 1050 Mb/s) | |
US9197397B1 (en) | Flip-flop-based clock deskew circuit | |
US8930597B1 (en) | Method and apparatus for supporting low-latency external memory interfaces for integrated circuits | |
US8751852B2 (en) | Programmable mechanism for delayed synchronous data reception | |
US8751850B2 (en) | Optimized synchronous data reception mechanism | |
US7231620B2 (en) | Apparatus, generator, and method for clock tree synthesis | |
CN105808484B (en) | The device and method thereof of synchronous selection pass transmission in advance | |
US11314277B1 (en) | Serial lane-to-lane skew reduction | |
Sawyer | Data to clock phase alignment |