Singh et al., 2018 - Google Patents
Bottom-up methodology for predictive simulations of self-heating in aggressively scaled process technologiesSingh et al., 2018
- Document ID
- 17721084342307650725
- Author
- Singh D
- Restrepo O
- Manik P
- Mavilla N
- Zhang H
- Paliwoda P
- Pinkett S
- Deng Y
- Silva E
- Johnson J
- Bajaj M
- Furkay S
- Chbili Z
- Kerber A
- Christiansen C
- Narasimha S
- Maciejewski E
- Samavedam S
- Lin C
- Publication year
- Publication venue
- 2018 IEEE International Reliability Physics Symposium (IRPS)
External Links
Snippet
We present a hierarchical methodology using a combination of ab-initio phonon scattering, electron transmission, and multi-scale finite element simulations to accurately model process specific material physics and component level self-heating in FinFET technologies …
- 238000010438 heat treatment 0 title abstract description 42
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
- H01L23/345—Arrangements for heating
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
- H01L23/46—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements involving the transfer of heat by flowing fluids
- H01L23/467—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing gases, e.g. air
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Jain et al. | Modeling of effective thermal resistance in sub-14-nm stacked nanowire and FinFETs | |
Semenov et al. | Impact of self-heating effect on long-term reliability and performance degradation in CMOS circuits | |
Alam et al. | A device-to-system perspective regarding self-heating enhanced hot carrier degradation in modern field-effect transistors: A topical review | |
Zhao et al. | Impact of self-heating effect on transistor characterization and reliability issues in sub-10 nm technology nodes | |
Ahn et al. | Integrated modeling of self-heating of confined geometry (FinFET, NWFET, and NSHFET) transistors and its implications for the reliability of sub-20 nm modern integrated circuits | |
Kumar et al. | A thermal-aware device design considerations for nanoscale SOI and bulk FinFETs | |
Xu et al. | Analytical thermal model for self-heating in advanced FinFET devices with implications for design and reliability | |
Myeong et al. | Analysis of self heating effect in DC/AC mode in multi-channel GAA-field effect transistor | |
Bury et al. | Experimental validation of self-heating simulations and projections for transistors in deeply scaled nodes | |
Wahab et al. | 3D modeling of spatio-temporal heat-transport in III-V gate-all-around transistors allows accurate estimation and optimization of nanowire temperature | |
Yoo et al. | Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options | |
Chang et al. | Thermal behavior of self-heating effect in FinFET devices acting on back-end interconnects | |
Swahn et al. | Electro-thermal analysis of multi-fin devices | |
Jiang et al. | Characterization of self-heating leads to universal scaling of HCI degradation of multi-fin SOI FinFETs | |
Lee et al. | Experimental analysis and modeling of self heating effect in dielectric isolated planar and fin devices | |
Chhabria et al. | Impact of self-heating on performance and reliability in FinFET and GAAFET designs | |
Singh et al. | Bottom-up methodology for predictive simulations of self-heating in aggressively scaled process technologies | |
Donmezer et al. | The impact of noncontinuum thermal transport on the temperature of AlGaN/GaN HFETs | |
Paliwoda et al. | Self-heating assessment on bulk FinFET devices through characterization and predictive simulation | |
Takahashi et al. | Direct evaluation of self-heating effects in bulk and ultra-thin BOX SOI MOSFETs using four-terminal gate resistance technique | |
Singh et al. | Experimental evaluation of self-heating and analog/RF FOM in GAA-nanowire FETs | |
Dwivedi et al. | Effects of BEOL on self-heating and thermal coupling in SiGe multi-finger HBTs under real operating condition | |
Garegnani et al. | Wafer level measurements and numerical analysis of self-heating phenomena in nano-scale SOI MOSFETs | |
Shin et al. | Performance potential of Ge CMOS technology from a material-device-circuit perspective | |
Jeon et al. | Investigation of electrothermal behaviors of 5-nm bulk FinFET |