Dartu et al., 2005 - Google Patents
Variability modeling and variability-aware design in deep submicron integrated circuitsDartu et al., 2005
- Document ID
- 17059087738146797741
- Author
- Dartu F
- Devgan A
- Menezes N
- Publication year
- Publication venue
- Proceedings of the 15th ACM Great Lakes symposium on VLSI
External Links
Snippet
Designing with uncertainties has become a forefront issue in deep submicron VLSI technologies. With technology scaling, process parameter variations and noise are having an ever-increasing effect on the yield and performance of integrated circuits. In this tutorial …
- 238000000034 method 0 abstract description 4
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
- G06F1/3287—Power saving by switching off individual functional units in a computer system, i.e. selective power distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
- G06F1/3237—Power saving by disabling clock generation or distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/16—Constructional details or arrangements
- G06F1/18—Packaging or power distribution
- G06F1/181—Enclosures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/16—Constructional details or arrangements
- G06F1/20—Cooling means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Danowitz et al. | CPU DB: Recording Microprocessor History: With this open database, you can mine microprocessor trends over the past 40 years. | |
Puri et al. | Pushing ASIC performance in a power envelope | |
Ozdal et al. | An improved benchmark suite for the ISPD-2013 discrete cell sizing contest | |
WO2006063359A3 (en) | Stochastic analysis process optimization for integrated circuit design and manufacture | |
Zyuban et al. | Integrated analysis of power and performance for pipelined microprocessors | |
TW200506666A (en) | Method for computer simulation of the core in a core-reactor | |
WO2005114503A3 (en) | Method and apparatus for designing electronic circuits | |
Reda et al. | Power modeling and characterization of computing devices | |
Chang et al. | Adaptive clock gating technique for low power IP core in SoC design | |
WO2006017247A3 (en) | Method and apparatus for designing electronic circuits using optimization | |
WO2006138410A3 (en) | Method and system for using pattern matching to process an integrated circuit design | |
Zhao et al. | Variation-aware clock network design methodology for ultralow voltage (ULV) circuits | |
Dartu et al. | Variability modeling and variability-aware design in deep submicron integrated circuits | |
Choudhury et al. | An approach for low power design of power gated finite state machines considering partitioning and state encoding together | |
Chandra et al. | Considering process variations during system-level power analysis | |
Gebregiorgis et al. | Maximizing energy efficiency in NTC by variation-aware microprocessor pipeline optimization | |
Mathur et al. | Power reduction techniques and flows at RTL and system level | |
Crop et al. | Design automation methodology for improving the variability of synthesized digital circuits operating in the sub/near-threshold regime | |
Mistry | Leakage power minimisation techniques for embedded processors | |
Chen et al. | Characterizing the activity factor in NBTI aging models for embedded cores | |
Young | GPU Acceleration in Physical Synthesis | |
Jiang et al. | The overview of 2013 CAD contest at ICCAD | |
TW200712968A (en) | Building integrated circuits using logical units | |
You et al. | Study on the method of the design of experiment integrated with simulation for constructing the integrated circuit metamodel. | |
Chen et al. | Statistical power analysis for high-performance processors |