Oboril et al., 2016 - Google Patents

Normally-off stt-mram cache with zero-byte compression for energy efficient last-level caches

Oboril et al., 2016

View PDF
Document ID
13869997807295372736
Author
Oboril F
Hameed F
Bishnoi R
Ahari A
Naeimi H
Tahoori M
Publication year
Publication venue
Proceedings of the 2016 International Symposium on Low Power Electronics and Design

External Links

Snippet

Spin Transfer Torque Magnetic Random Access Memory (STT-MRAM) is a promising alternative to SRAM due to its low leakage and scalability advantages. In fact, although being more energy-efficient than SRAM, STT-MRAM caches at higher levels (eg L3) still …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0895—Caches characterised by their organisation or structure of parts of caches, e.g. directory or tag array
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0864—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/20—Employing a main memory using a specific memory technology
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1028—Power efficiency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1032—Reliability improvement, data loss prevention, degraded operation etc
    • G06F2212/1036—Life time enhancement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements

Similar Documents

Publication Publication Date Title
Wu et al. Hybrid cache architecture with disparate memory technologies
Chi et al. Architecture design with STT-RAM: Opportunities and challenges
Jiang et al. Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors
Chen et al. On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations
Chen et al. Processor caches built using multi-level spin-transfer torque ram cells
Bi et al. Unleashing the potential of MLC STT-RAM caches
Sun et al. Process variation aware data management for STT-RAM cache design
Mittal A survey of techniques for architecting processor components using domain-wall memory
Venkatesan et al. Cache design with domain wall memory
Lee et al. Reducing data transfer energy by exploiting similarity within a data transaction
Jung et al. Energy-efficient Spin-Transfer Torque RAM cache exploiting additional all-zero-data flags
Wu et al. Design exploration of hybrid caches with disparate memory technologies
Liu et al. Building energy-efficient multi-level cell STT-RAM caches with data compression
Sun et al. Design exploration of racetrack lower-level caches
Imani et al. A low-power hybrid magnetic cache architecture exploiting narrow-width values
Luo et al. Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM
Bi et al. Cross-layer optimization for multilevel cell STT-RAM caches
Kuan et al. Mirrorcache: An energy-efficient relaxed retention l1 sttram cache
Hameed et al. Efficient STT-RAM last-level-cache architecture to replace DRAM cache
Oboril et al. Normally-off stt-mram cache with zero-byte compression for energy efficient last-level caches
Sayed et al. Compiler-assisted and profiling-based analysis for fast and efficient STT-MRAM on-chip cache design
Zhao et al. A Low-Latency and High-Endurance MLC STT-MRAM-Based Cache System
Senni et al. Exploration of magnetic ram based memory hierarchy for multicore architecture
Wu et al. A novel high performance and energy efficient NUCA architecture for STT-MRAM LLCs with thermal consideration
US20200192675A1 (en) Memristor based multithreading