Croon et al., 2002 - Google Patents
A comparison of extraction techniques for threshold voltage mismatchCroon et al., 2002
- Document ID
- 13072033501195905963
- Author
- Croon J
- Tuinhout H
- Difrenza R
- Knol J
- Moonen A
- Decoutere S
- Maes H
- Sansen W
- Publication year
- Publication venue
- Proceedings of the 2002 International Conference on Microelectronic Test Structures, 2002. ICMTS 2002.
External Links
Snippet
In this paper commonly used extraction methods of MOSFET threshold voltage mismatch are compared. The V/sub T/mismatch is extracted on the exact same device population by four independent characterization groups. Significant differences are observed, which are …
- 238000000605 extraction 0 title abstract description 21
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. varying supply voltage
- G01R31/3004—Current or voltage test
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
- G01R31/2607—Circuits therefor
- G01R31/2621—Circuits therefor for testing field effect transistors, i.e. FET's
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
- G01R31/27—Testing of devices without physical removal from the circuit of which they form part, e.g. compensating for effects surrounding elements
- G01R31/275—Testing of devices without physical removal from the circuit of which they form part, e.g. compensating for effects surrounding elements for testing individual semiconductor components within integrated circuits
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Croon et al. | A comparison of extraction techniques for threshold voltage mismatch | |
Croon et al. | An easy-to-use mismatch model for the MOS transistor | |
Bastos et al. | Mismatch characterization of small size MOS transistors | |
Forti et al. | Measurement of MOS current mismatch in the weak inversion region | |
Croon et al. | Matching properties of deep sub-micron MOS transistors | |
US6844772B2 (en) | Threshold voltage extraction circuit | |
US20030112028A1 (en) | Test circuit arrangement and method for testing a multiplicity of transistors | |
Velghe et al. | Compact MOS modeling for analog circuit simulation | |
US7595654B2 (en) | Methods and apparatus for inline variability measurement of integrated circuit components | |
US6530068B1 (en) | Device modeling and characterization structure with multiplexed pads | |
US8000935B2 (en) | Diagnostic method for root-cause analysis of FET performance variation | |
Tuinhout et al. | Accurate capacitor matching measurements using floating gate test structures | |
Chen et al. | Stress-induced MOSFET mismatch for analog circuits | |
US5889409A (en) | Leakage tracking device sample for IDDQ measurement and defect resolution | |
Madian et al. | Catastrophic short and open fault detection in MOS current mode circuits: A case study | |
Iwai et al. | A scaleable technique for the measurement of intrinsic MOS capacitance with atto-farad resolution | |
Quarantelli et al. | Characterization and modeling of MOSFET mismatch of a deep submicron technology | |
Cunha et al. | Unambiguous extraction of threshold voltage based on the ACM model | |
Schaper et al. | Parameter variation on chip-level | |
Lisenker et al. | Fault model for VLSI circuits reliability assessment | |
Tsay et al. | A simple and accurate method to measure the threshold voltage of a MOSFET using an MOS active attenuator | |
Ohme et al. | High temperature 0.8 micron 5V SOI CMOS for analog/mixed signal applications | |
Chang et al. | Test structure for evaluation of 1/f noise in CMOS technologies | |
Grunebaum et al. | Mismatch modelling for large area MOS devices | |
Realov et al. | On-chip combined CV/IV characterization system in 45-nm CMOS technology |