Rockett, 2001 - Google Patents

A design based on proven concepts of an SEU-immune CMOS configuration data cell for reprogrammable FPGAs

Rockett, 2001

Document ID
11881450582668105105
Author
Rockett L
Publication year
Publication venue
Microelectronics Journal

External Links

Snippet

This paper describes the design and operation of a single-event upset (SEU) immune CMOS logic-configuration data cell design for reprogrammable digital logic circuits. The configuration data cell design is based on proven concepts. The data cell consistently …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G11C11/4125—Cells incorporating circuit means for protection against loss of information
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction for memory cells of the field-effect type
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay

Similar Documents

Publication Publication Date Title
US6369630B1 (en) Single-event upset hardened reconfigurable bi-stable CMOS latch
JP4866925B2 (en) Memory cell
Rockett An SEU-hardened CMOS data latch design
US6111780A (en) Radiation hardened six transistor random access memory and memory device
US6058041A (en) SEU hardening circuit
US5631863A (en) Random access memory cell resistant to radiation induced upsets
Wang et al. SRAM based re-programmable FPGA for space applications
US5311070A (en) Seu-immune latch for gate array, standard cell, and other asic applications
EP0217307B1 (en) Radiation hard memory cell
US6275080B1 (en) Enhanced single event upset immune latch circuit
Dobbelaere et al. Regenerative feedback repeaters for programmable interconnections
US20080007312A1 (en) Sequential circuit design for radiation hardened multiple voltage integrated circuits
Rockett A design based on proven concepts of an SEU-immune CMOS configuration data cell for reprogrammable FPGAs
US7215135B2 (en) Single event upset hardened circuitry without sensitivity to overshoot and/or undershoot conditions
US6608512B2 (en) Full rail drive enhancement to differential SEU hardening circuit
US20050193255A1 (en) Radiation tolerant SRAM bit
US6909637B2 (en) Full rail drive enhancement to differential SEU hardening circuit while loading data
JP3053062B2 (en) Voltage-on reset circuit
Wang RC hardened FPGA configuration SRAM cell design
Krishna et al. Rail-to-rail split-output SET tolerant digital gates
EP0727784B1 (en) Random acces memory cell resistant to radiation induced upsets
Chuang Design considerations of SOI digital CMOS VLSI
Elgharbawy et al. Noise-tolerant high fan-in dynamic CMOS circuit design
Simionovski et al. A TCAD evaluation of a single Bulk-BICS with integrative memory cell
Bearden SOI design experiences with motorola's high-performance processors