Belen et al., 2005 - Google Patents

Feature-scale model of Si etching in SF6 plasma and comparison with experiments

Belen et al., 2005

Document ID
11490764614886784387
Author
Belen R
Gomez S
Kiehlbauch M
Cooperberg D
Aydil E
Publication year
Publication venue
Journal of Vacuum Science & Technology A

External Links

Snippet

We have developed a semiempirical feature scale model of Si etching in SF 6 plasma, which incorporates the addition of small amounts of O in the discharge coming from the etching of the oxide mask and quartz window. The degrees of freedom in the model are reduced by …
Continue reading at pubs.aip.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32—Gas-filled discharge tubes, e.g. for surface treatment of objects such as coating, plating, etching, sterilising or bringing about chemical reactions
    • H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082—Radio frequency generated discharge
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/06—Sources
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/30—Electron or ion beam tubes for processing objects
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof

Similar Documents

Publication Publication Date Title
Belen et al. Feature-scale model of Si etching in SF6 plasma and comparison with experiments
Huang et al. Plasma etching of high aspect ratio features in SiO2 using Ar/C4F8/O2 mixtures: A computational investigation
JP5577532B2 (en) DC / RF hybrid processing system
Zhang et al. Investigation of feature orientation and consequences of ion tilting during plasma etching with a three-dimensional feature profile simulator
CN105190840B (en) Magic eye hard mask for more patterning application
Ishchuk et al. Profile simulation model for sub-50 nm cryogenic etching of silicon using SF6/O2 inductively coupled plasma
Oehrlein Surface processes in low pressure plasmas
Dallorto et al. Atomic layer etching of SiO2 with Ar and CHF 3 plasmas: A self‐limiting process for aspect ratio independent etching
Negishi et al. Deposition control for reduction of 193nm photoresist degradation in dielectric etching
Oehrlein et al. Surface science issues in plasma etching
Vyvoda et al. Role of sidewall scattering in feature profile evolution during Cl 2 and HBr plasma etching of silicon
Cooperberg et al. Semiempirical profile simulation of aluminum etching in a Cl 2/BCl 3 plasma
Belen et al. Feature-scale model of Si etching in SF6∕ O2 plasma and comparison with experiments
Ono et al. Surface morphology evolution during plasma etching of silicon: roughening, smoothing and ripple formation
You et al. Experimental and computational investigations of the effect of the electrode gap on capacitively coupled radio frequency oxygen discharges
Lim et al. A Comparison of CF 4, CHF 3 and C 4 F 8+ Ar/O 2 Inductively Coupled Plasmas for Dry Etching Applications
Yin et al. Surface roughening of silicon, thermal silicon dioxide, and low-k dielectric coral films in argon plasma
Kokkoris et al. Integrated framework for the flux calculation of neutral species inside trenches and holes during plasma etching
Nakazaki et al. Two modes of surface roughening during plasma etching of silicon: Role of ionized etch products
Eriguchi et al. Model for bias frequency effects on plasma-damaged layer formation in Si substrates
Belen et al. Feature scale model of Si etching in SF6∕ O2∕ HBr plasma and comparison with experiments
Jonsson et al. Compositional variations of sputter deposited Ti/W barrier layers on substrates with pronounced surface topography
Denpoh et al. Test particle simulation of the role of ballistic electrons in hybrid dc/rf capacitively coupled plasmas in argon
Gomez et al. Etching of high aspect ratio features in Si using SF6∕ O2∕ HBr and SF6∕ O2∕ Cl2 plasma
Takagi et al. Comparison of CF4 and C4F8 gas etching profiles by multiscale simulation