Christ et al., 1993 - Google Patents
Performance evaluation of a neural network for weapon-to-target assignmentChrist et al., 1993
- Document ID
- 10720541024780928913
- Author
- Christ J
- Page E
- Tagliarini G
- Publication year
- Publication venue
- Applications of Artificial Neural Networks IV
External Links
Snippet
This paper describes a neural network for assigning weapons to targets and compares its execution time on four distinct machines. The network employs more than 46,000 neural elements and more than 49 million connections. It has produced excellent results for a …
- 230000001537 neural 0 title abstract description 46
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformations of program code
- G06F8/41—Compilation
- G06F8/44—Encoding
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. incrementing the instruction counter, jump
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/04—Architectures, e.g. interconnection topology
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
- G06F2207/7219—Countermeasures against side channel or fault attacks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/12—Computer systems based on biological models using genetic models
- G06N3/126—Genetic algorithms, i.e. information processing using digital simulations of the genetic system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Xiao et al. | Self-optimizing and self-programming computing systems: A combined compiler, complex networks, and machine learning approach | |
Markidis et al. | Nvidia tensor core programmability, performance & precision | |
Suda et al. | Throughput-optimized OpenCL-based FPGA accelerator for large-scale convolutional neural networks | |
Yin et al. | A high throughput acceleration for hybrid neural networks with efficient resource management on FPGA | |
Parsons et al. | Run-time recognition of task parallelism within the P++ parallel array class library | |
US5511218A (en) | Connectionist architecture for weapons assignment | |
CN111381883B (en) | Instruction cache in a multithreaded processor | |
Shi et al. | ScheMoE: An Extensible Mixture-of-Experts Distributed Training System with Tasks Scheduling | |
Christ et al. | Performance evaluation of a neural network for weapon-to-target assignment | |
Muller et al. | Achieving supercomputer performane for neural net simulation with an array of digital signal processors | |
Shirazi et al. | PARSA: A parallel program scheduling and assessment environment | |
Al-Hayek et al. | Impact of system partitioning on test cost | |
Sheu et al. | Partitioning and mapping of nested loops for linear array multicomputers | |
Dasgupta et al. | Optimal algorithms for synthesis of reliable application-specific heterogeneous multiprocessors | |
Lucas et al. | Implementing a GPU-enhanced cluster for large-scale simulations | |
Chikin et al. | Memory-access-aware safety and profitability analysis for transformation of accelerator-bound OpenMP loops | |
Blikle et al. | Certification of microprograms by an algebraic method | |
Liang et al. | Parallel computation of standard competition rankings over a sorted array | |
Carroll et al. | Computer architecture for efficient algorithmic executions in real-time systems: New technology for avionics systems and advanced space vehicles | |
Romig III et al. | DeViouS: a distributed environment for computer vision | |
Postma | Speeding up reinforcement learning with graphics processing units | |
Wyrzykowski et al. | Parallel Processing and Applied Mathematics: 14th International Conference, PPAM 2022, Gdansk, Poland, September 11–14, 2022, Revised Selected Papers, Part I | |
MIMD Lattice Collaboration (MILC) et al. | QCD on the iPSC/860 | |
Plastino et al. | A tool for SPMD application development with support for load balancing | |
Gasmi et al. | Performance evaluation of MATLAB/Simulink models for fitting embedded multicore systems |