Lam, 2007 - Google Patents

Design and Analysis of CMOS Full Adders for Low Power and Low Frequency of Operation for Scavenged-Power Wireless Sensor Networks

Lam, 2007

View PDF
Document ID
10472370650827061316
Author
Lam J
Publication year

External Links

Snippet

While many VLSI applications require or benefit greatly from low power consumptions, scavenged power wireless sensor networks have far more stringent power requirements, often in the sub-uW range. At these power levels, static and leakage power consumption can …
Continue reading at citeseerx.ist.psu.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0019—Arrangements for reducing power consumption by energy recovery or adiabatic operation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
US7400175B2 (en) Recycling charge to reduce energy consumption during mode transition in multithreshold complementary metal-oxide-semiconductor (MTCMOS) circuits
Zhao et al. Low-power clocked-pseudo-NMOS flip-flop for level conversion in dual supply systems
KR19980014135A (en) Charge recycling differential logic (CRDL) circuits and devices using the circuits
Kahng et al. Active-mode leakage reduction with data-retained power gating
Singh et al. Low power dual edge-triggered static D flip-flop
Kirolos et al. Adaptive ratio-size gates for minimum-energy operation
US9319037B2 (en) Self-adjusting clock doubler and integrated circuit clock distribution system using same
Zhang et al. Low-leakage flip-flops based on dual-threshold and multiple leakage reduction techniques
Saini et al. An Improved Power Gating Technique with Data Retention and Clock Gating
Lam Design and Analysis of CMOS Full Adders for Low Power and Low Frequency of Operation for Scavenged-Power Wireless Sensor Networks
Chin et al. Characterization of logic circuit techniques and optimization for high-leakage CMOS technologies
Rani et al. Leakage power optimized sequential circuits for use in nanoscale VLSI systems
Hsu et al. Retiming-based logic synthesis for low-power
Karimiyan et al. Low-power dual-edge triggered state-retention scan flip-flop
Li et al. Power efficient data retention logic design in the integration of power gating and clock gating
Parsa et al. A new structure of low-power and low-voltage double-edge triggered flip-flop
Wu et al. Near-threshold computing of clocked adiabatic logic with complementary pass-transistor logic circuits
Malhotra et al. Design of Low Power ECRL Based Power Gated 4: 2 Compressor
Bhuvana et al. A Survey on sequential elements for low power clocking system
Mann et al. Power Gated ECRL Adiabatic Logic Based Optimized Two-Input Multiplexer
Korshunov et al. Power gating multi-modal design approach for autonomous low power circuits with sensors
Rafiee et al. An output node split CMOS logic for high-performance and large capacitive-load driving scenarios
Zhang Design a reduced power shift register with clock gating
Kapilachander et al. Technical Study on low power VLSI methods
Korshunov et al. Active-mode leakage power optimization using state-preserving techniques