WO1999059206A3 - Semiconductor device and method for making the device - Google Patents
Semiconductor device and method for making the device Download PDFInfo
- Publication number
- WO1999059206A3 WO1999059206A3 PCT/IB1999/000818 IB9900818W WO9959206A3 WO 1999059206 A3 WO1999059206 A3 WO 1999059206A3 IB 9900818 W IB9900818 W IB 9900818W WO 9959206 A3 WO9959206 A3 WO 9959206A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- making
- semiconductor device
- interconnected
- top surface
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49805—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the leads being also applied on the sidewalls or the bottom of the substrate, e.g. leadless packages for surface mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000548921A JP2002515651A (en) | 1998-05-13 | 1999-05-06 | Semiconductor device and method of manufacturing semiconductor device |
KR1020007000345A KR20010021782A (en) | 1998-05-13 | 1999-05-06 | Semiconductor device and method for making the device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP98201564.6 | 1998-05-13 | ||
EP98201564 | 1998-05-13 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO1999059206A2 WO1999059206A2 (en) | 1999-11-18 |
WO1999059206A3 true WO1999059206A3 (en) | 2000-02-24 |
Family
ID=8233715
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB1999/000818 WO1999059206A2 (en) | 1998-05-13 | 1999-05-06 | Semiconductor device and method for making the device |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP2002515651A (en) |
KR (1) | KR20010021782A (en) |
WO (1) | WO1999059206A2 (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2794570B1 (en) * | 1999-06-04 | 2003-07-18 | Gemplus Card Int | METHOD FOR MANUFACTURING PORTABLE DEVICE WITH INTEGRATED CIRCUIT WITH ELECTRICAL CONDUCTION PATHS |
US6507099B1 (en) * | 2000-10-20 | 2003-01-14 | Silverbrook Research Pty Ltd | Multi-chip integrated circuit carrier |
US6710457B1 (en) | 2000-10-20 | 2004-03-23 | Silverbrook Research Pty Ltd | Integrated circuit carrier |
US6775906B1 (en) | 2000-10-20 | 2004-08-17 | Silverbrook Research Pty Ltd | Method of manufacturing an integrated circuit carrier |
US6876008B2 (en) | 2003-07-31 | 2005-04-05 | Lumileds Lighting U.S., Llc | Mount for semiconductor light emitting device |
US6995402B2 (en) | 2003-10-03 | 2006-02-07 | Lumileds Lighting, U.S., Llc | Integrated reflector cup for a light emitting device mount |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0343720A2 (en) * | 1988-05-23 | 1989-11-29 | Koninklijke Philips Electronics N.V. | Semiconductor wafer and method of dividing it |
EP0465196A2 (en) * | 1990-07-02 | 1992-01-08 | General Electric Company | Compact high density interconnect structure |
US5285571A (en) * | 1992-10-13 | 1994-02-15 | General Electric Company | Method for extending an electrical conductor over an edge of an HDI substrate |
US5466634A (en) * | 1994-12-20 | 1995-11-14 | International Business Machines Corporation | Electronic modules with interconnected surface metallization layers and fabrication methods therefore |
US5471090A (en) * | 1993-03-08 | 1995-11-28 | International Business Machines Corporation | Electronic structures having a joining geometry providing reduced capacitive loading |
US5648684A (en) * | 1995-07-26 | 1997-07-15 | International Business Machines Corporation | Endcap chip with conductive, monolithic L-connect for multichip stack |
US5657537A (en) * | 1995-05-30 | 1997-08-19 | General Electric Company | Method for fabricating a stack of two dimensional circuit modules |
-
1999
- 1999-05-06 KR KR1020007000345A patent/KR20010021782A/en not_active Application Discontinuation
- 1999-05-06 JP JP2000548921A patent/JP2002515651A/en active Pending
- 1999-05-06 WO PCT/IB1999/000818 patent/WO1999059206A2/en not_active Application Discontinuation
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0343720A2 (en) * | 1988-05-23 | 1989-11-29 | Koninklijke Philips Electronics N.V. | Semiconductor wafer and method of dividing it |
EP0465196A2 (en) * | 1990-07-02 | 1992-01-08 | General Electric Company | Compact high density interconnect structure |
US5285571A (en) * | 1992-10-13 | 1994-02-15 | General Electric Company | Method for extending an electrical conductor over an edge of an HDI substrate |
US5471090A (en) * | 1993-03-08 | 1995-11-28 | International Business Machines Corporation | Electronic structures having a joining geometry providing reduced capacitive loading |
US5466634A (en) * | 1994-12-20 | 1995-11-14 | International Business Machines Corporation | Electronic modules with interconnected surface metallization layers and fabrication methods therefore |
US5657537A (en) * | 1995-05-30 | 1997-08-19 | General Electric Company | Method for fabricating a stack of two dimensional circuit modules |
US5648684A (en) * | 1995-07-26 | 1997-07-15 | International Business Machines Corporation | Endcap chip with conductive, monolithic L-connect for multichip stack |
Also Published As
Publication number | Publication date |
---|---|
KR20010021782A (en) | 2001-03-15 |
JP2002515651A (en) | 2002-05-28 |
WO1999059206A2 (en) | 1999-11-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2003010796A3 (en) | Structure and method for fabrication of a leadless chip carrier with embedded antenna | |
WO2003017324A3 (en) | Structure and method for fabrication of a leadless chip carrier with embedded inductor | |
WO2003003797A3 (en) | Structure and method for fabrication of a leadless multi-die carrier | |
EP0917189A4 (en) | Method for mounting encapsulated body on mounting board and optical converter | |
EP1041633A4 (en) | Semiconductor device, method of manufacture thereof, circuit board, and electronic device | |
EP0996154A4 (en) | Semiconductor device and method for manufacturing the same, circuit substrate, and electronic device | |
EP1156705A4 (en) | Wiring board, semiconductor device and method of producing, testing and packaging the same, and circuit board and electronic equipment | |
EP1895586A3 (en) | Semiconductor package substrate | |
EP1005082A4 (en) | Semiconductor device, method for manufacturing the same, circuit board and electronic apparatus | |
EP0720232A4 (en) | Multi-chip module | |
WO2002068320A3 (en) | Devices having substrates with openings passing through the substrates and conductors in the openings, and methods of manufacture | |
EP0913866A4 (en) | Electronic component and semiconductor device, method for manufacturing the same, circuit board have the same mounted thereon, and electronic equipment having the circuit board | |
TW350108B (en) | A power-ground plane for a C4 flip-chip substrate | |
EP0818822A3 (en) | Package structure for multichip modules | |
WO2002051217A3 (en) | Packaged integrated circuits and methods of producing thereof | |
EP0841694A4 (en) | Semiconductor package with multilayered circuit and semiconductor device | |
EP0810655A3 (en) | A package for a semiconductor device | |
EP0110285A3 (en) | Interconnection of integrated circuits | |
WO2003021672A3 (en) | An electronic package having a thermal stretching layer | |
MY116347A (en) | Electronic package with multilevel connections | |
MY118245A (en) | Multilayer printed circuit boards | |
WO1998032213A3 (en) | Power module with a circuit arrangement comprising active semiconductor components and passive components, and method for producing same | |
TW365035B (en) | Semiconductor device package having a board, manufacturing method thereof and stack package using the same | |
EP0975019A3 (en) | Chip mounting board and method of measuring it | |
EP1102523A4 (en) | Printed-circuit board and method of manufacture thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1999915985 Country of ref document: EP |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020007000345 Country of ref document: KR |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1999915985 Country of ref document: EP |
|
AK | Designated states |
Kind code of ref document: A3 Designated state(s): JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
WWP | Wipo information: published in national office |
Ref document number: 1020007000345 Country of ref document: KR |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1020007000345 Country of ref document: KR |