USRE45557E1 - Configurable voltage controlled oscillator system and method including dividing forming a portion of two or more divider paths - Google Patents

Configurable voltage controlled oscillator system and method including dividing forming a portion of two or more divider paths Download PDF

Info

Publication number
USRE45557E1
USRE45557E1 US13/935,098 US201313935098A USRE45557E US RE45557 E1 USRE45557 E1 US RE45557E1 US 201313935098 A US201313935098 A US 201313935098A US RE45557 E USRE45557 E US RE45557E
Authority
US
United States
Prior art keywords
signal
divider
frequency
output
providing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US13/935,098
Inventor
Mario Caresosa
Namik Kocaman
Afshin Momtaz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies International Sales Pte Ltd
Original Assignee
Broadcom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/444,022 external-priority patent/US6864752B2/en
Application filed by Broadcom Corp filed Critical Broadcom Corp
Priority to US13/935,098 priority Critical patent/USRE45557E1/en
Application granted granted Critical
Publication of USRE45557E1 publication Critical patent/USRE45557E1/en
Assigned to BANK OF AMERICA, N.A., AS COLLATERAL AGENT reassignment BANK OF AMERICA, N.A., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: BROADCOM CORPORATION
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BROADCOM CORPORATION
Assigned to BROADCOM CORPORATION reassignment BROADCOM CORPORATION TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Assignors: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
    • H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
    • H04J2203/0073—Services, e.g. multimedia, GOS, QOS
    • H04J2203/0082—Interaction of SDH with non-ATM protocols
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
    • H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
    • H04J2203/0089—Multiplexing, e.g. coding, scrambling, SONET

Definitions

  • Synchronous Optical Networking is a standard way to multiplex high-speed traffic from multiple vendors' multiplexers onto fiber optic cabling.
  • SONET equipment and software enable network providers to carry traffic from many types of customer equipment in a uniform way on backbone fiber optic cabling.
  • VCO voltage controlled oscillator
  • phase lock loop with multiple divider paths.
  • a particular one of the divider paths can be selected, thereby allowing for generation of an output signal with any one of a plurality of frequencies.
  • the phase lock loop can form a portion of a clock and data recovery unit (CDR) or a clock management unit (CMU) in a multirate transceiver.
  • CDR clock and data recovery unit
  • CMU clock management unit
  • FIG. 1 is a block diagram of an exemplary phase lock loop with multiple divider paths in accordance with an embodiment of the invention
  • FIG. 2 is a block diagram of an exemplary phase lock loop with multiple voltage oscillators and multiple divider paths in accordance with an embodiment of the present invention
  • FIG. 3 is a block diagram of a clock multiplier unit in accordance with an embodiment of the present invention.
  • FIG. 4 is a block diagram of an exemplary CDR in accordance with an embodiment of the present invention.
  • FIG. 5 is a block diagram of an exemplary oscillator
  • FIG. 6 is a block diagram of an exemplary delay unit.
  • phase lock loop 100 synchronizes an a reference clock signal, ref_clk, to a signal with any one of a plurality of different frequencies, f 1 . . . f n thereby providing a plurality of output signals V 1 . . . V n with different frequencies.
  • the reference clock signal, ref_clk is received at a phase detector 105 .
  • the phase detector 105 provides an output signal that is a function of the phase difference between the reference clock signal, ref_clk, and a feedback signal.
  • the phase lock loop comprises a voltage controlled oscillator (VCO).
  • VCO voltage controlled oscillator
  • the VCO is centered at a particular frequency, f.
  • the VCO provides a signal with a frequency that is offset from the center frequency, f.
  • the offset is controllable by the voltage level applied to the VCO.
  • the output of the VCO is provided to a plurality of divider paths 110 ( 1 ) . . . 110 (n).
  • Each divider path divides the frequency of the signal from VCO by a particular factor, thereby resulting in a plurality of signals V 1 . . . V n at different fractions of the VCO frequency.
  • the frequency of the VCO is equivalent to the frequency of the reference clock multiplied by the divider factor.
  • Each of the divider paths 110 ( 1 ) . . . 110 (n) are connected to an N:1 multiplexer, MUX, which selectively feeds back a particular one of the divider paths 110 ( 1 ) . . . 110 (n) to the phase detector 105 .
  • MUX multiplexer
  • This configurable voltage controlled oscillator of the present invention can also be used in conjunction with the teachings of “Transceiver System and Method Supporting Multiple Selectable Voltage Controlled Oscillators”, Provisional Application for Patent Ser. No. 60/423,072, by Caresosa, et. al., which is incorporated herein by reference.
  • phase lock loop 200 synchronizes reference clock signal, ref_clk, to a signal with any one of a plurality of different frequencies, thereby providing an output signal V o(l) . . . V o(m) .
  • the reference clock signal, ref_clk is received at a phase detector 205 .
  • the phase detector 205 provides an output signal that is a function of the phase difference between the reference clock signal, ref_clk, and a feedback signal.
  • the phase lock loop comprises a plurality of voltage controlled oscillators (VCOs), VCO 1 . . . VCO n .
  • VCOs voltage controlled oscillators
  • Each VCO, VCO 1 . . . VCO n is centered at a particular frequency, f 1 . . . f n .
  • the VCOs, VCO 1 . . . VCO n provide a signal with a frequency that is offset from the center frequency. The offset is controllable by the voltage level applied to the VCO, VCO 1 . . . VCO n .
  • Each of the VCOs, VCO 1 . . . VCO n are connected to an N:1 multiplexer, MUX, which selectively connects a particular one of the voltage controlled oscillators to a plurality of divider paths 210 .
  • the output of the VCO is provided to a plurality of divider paths 210 ( 1 ) . . . 210 (m).
  • Each divider path divides the signal from the selected VCO by a particular factor, thereby resulting in a plurality of signals V o(l) . . . V o(m) at different fractions of the VCO center frequency.
  • Each of the divider paths 210 ( 0 ) . . . 210 (m) are connected to an m:1 multiplexer, MUX, which selectively feeds back a particular one of the divider paths 210 ( 1 ) . . . 210 (m) to the phase detector 205 .
  • Various embodiments of the present invention can be incorporated into a clock and data recovery (CDR) or clock multiplier unit (CMU) in a multirate transceiver, such as the multirate transceiver described in “TRANSCEIVER SYSTEM AND METHOD SUPPORTING VARIABLE RATES AND MULTIPLE PROTOCOLS”, Provisional Application for Patent Ser. No. 60/423,070, by Caresosa, et. al., filed Nov. 1, 2002.
  • CDR clock and data recovery
  • CMU clock multiplier unit
  • the CMU 300 synchronizes an reference clock signal, refclk_cmu, to a signal with any one of a plurality of frequencies.
  • the reference clock signal, refclk_cmu is received at a phase detector 305 .
  • the phase detector 305 provides an output signal that is a function of the phase difference between the reference clock signal, refclk_cmu, and a feedback signal.
  • the phase lock loop comprises a plurality of VCO.
  • the VCOs are centered at 1.6 Ghz, 2.12 Ghz, 2.5 Ghz, and 2.7 Ghz.
  • the VCOs provide a signal with a frequency that is offset from the center frequency. The offset is controllable by the voltage level applied to the VCO.
  • Each of the VCOs is connected to an 4:1 multiplexer, MUX, which selectively connects a particular one of the voltage controlled oscillators to a plurality of divider paths 310 .
  • the divider paths 310 are realized from DIV 2 , DIV 10 , and DIV 17 dividers. It is noted that the dividers, DIV, may form a portion of one or more divider paths.
  • the divider paths 310 provide clock signals for OC-3, OC-12, OC-48, ESCON, Gigabit Ethernet, FICON.
  • the dividers, DIV provide signals to a 6:1 multiplexer, MUX, which selectively feeds back a particular one of the signals to the phase detector 305 .
  • a plurality of signals from the dividers, DIV are also received at another multiplexer, MUX.
  • the MUX selects a particular one of the plurality of signals and outputs the selected signal, txserck.
  • the output signal, txserck can also be received at additional dividers, DIV.
  • the CMU can be configured to output signals with a variety of frequency characteristics by appropriate selection of the reference clock frequency, VCO frequency, and the divider path.
  • Various examples of frequencies that can be achieved, are listed below, along with the reference clock frequency, VCO frequency, and divider paths that can be used to achieve the frequency.
  • the CDR 400 includes a frequency acquisition circuit loop 400 a and a phase acquisition loop 400 b.
  • the CDR 400 operates in one of two modes—a frequency acquisition mode, and a phase acquisition mode.
  • the CDR 400 operates in the frequency acquisition mode wherein the frequency acquisition circuit loop 400 a locks the frequency of a reference signal, efclk_cdr refclk_cdr to a particular one of the frequencies.
  • the particular frequency signal is generated by selection of a particular one of the VCOs in RxVCO and a particular one of the divider paths.
  • the CDR 400 Upon frequency acquisition, the CDR 400 enters the phase acquisition mode. During the phase acquisition mode, the phase acquisition circuit loop 400 b synchronizes an incoming data signal with a particular one of the frequencies. The particular frequency signal is generated by selection of a particular one of the VCOs in RxVCO and particular one of the divider paths.
  • the VCO 500 comprises delay units, D 1 , D 2 , and D 3 , connected in cascade.
  • the delay units can comprise, for example, delay interpolators.
  • the output of delay unit, D 3 is provided is inverted and fed back to delay unit, D 1 .
  • the period of time that the delay units, D 1 , D 2 , and D 3 delay an input signal is controllable by a control voltage, Vc.
  • a particular frequency, within a certain range, can be achieved by controlling the control voltage.
  • the delay interpolator comprises two stages, S 1 , S 2 . Each stage provides a different delay period, T S1 , T S2 .
  • the weights, w 1 , w 2 are controllable by the control voltage, V c .
  • Each stage S 1 , S 2 comprises three transistors, T 1 , T 2 , and T 3 , wherein transistors T 1 and T 2 are connected in parallel with respect, to each other, and in series with respect to transistor T 3 .
  • the transistors, T 1 and T 2 are also connected to resistors R.
  • the delay interpolator includes input terminals for receiving a control voltage.
  • the input terminal for receiving the positive control voltage, Vc+ is connected to the gate of transistor T 3 of stage S 1
  • the terminal for receiving the negative control voltage, Vc ⁇ is connected to the gate of transistor T 3 of stage S 2 .
  • resistor/capacitor (RC) circuits are connected to the gates of the transistors T 1 , T 2 , respectively.
  • the input terminal for receiving positive Inp is connected to the resistor portion of the RC circuit RC 1 .
  • the input terminal for receiving Inn is connected to the resistor portion of the RC circuit RC 2 .
  • the output of the delay interpolator is the differential voltage between the drains of transistors T 1 and T 2 of the first stage S 1 and the second stage S 2 . These outputs are subsequently connected to the inputs of the next delay cell.
  • the positive output of the current delay cell is connected to the negative input of the next delay cell, while the negative output of the current delay cell is connected to the positive input of the next delay cell.
  • the foregoing connection causes the phase shift resulting in the control of the Vco frequency.
  • the phase lock loop as described herein may be implemented as a board level product, as a single chip, application specific integrated circuit, or with varying levels of the phase lock loop integrated on a single chip with other portions of the system as separate components.
  • the degree of integration of the monitoring system will primarily be determined by the data speeds, and cost considerations. Because of the sophisticated nature of modern processors, it is possible to utilize a commercially available processor, which may be implemented external to an ASIC implementation of the present system. Alternatively, if the processor is available as an ASIC core or logic block, then the commercially available processor can be implemented as part of an ASIC device.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

A phase lock loop with multiple divider paths is presented herein. The phase lock loop can be used to provide a wide range of frequencies. The phase lock loop can also be used as a portion of a clock multiplier unit or a clock data and recovery unit.

Description

RELATED APPLICATIONS
This application is a continuation of Non Provisional Application U.S. Ser. No. 10/444,022, filed on May 22, 2003, now U.S. Pat. No. 6,864,752 which claims benefit of Provisional Application U.S. Ser. No. 60/423,074, “Configurable Voltage Controlled Oscillator System and Method”, filed Nov. 1, 2002, by Caresosa, et. al.
FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
[Not Applicable]
MICROFICHE/COPYRIGHT REFERENCE
[Not Applicable]
BACKGROUND OF THE INVENTION
The present invention relates to Optical Internetworking, and more particularly to a multi-rate transceiver with Rate Adaptation.
Synchronous Optical Networking (SONET) is a standard way to multiplex high-speed traffic from multiple vendors' multiplexers onto fiber optic cabling. SONET equipment and software enable network providers to carry traffic from many types of customer equipment in a uniform way on backbone fiber optic cabling.
SONET is slightly different in the long haul space compared to the metro space. The long haul space is [please fill in the blank with a brief description of the long haul space]. The metro space is [please fill in the blank with a brief description of the metro space]. SONET for the metro space provides additional functionality for other protocols, such as Gigabit Ethernet, ESCON, FIBERCON, Fiber Channel 2X, and HDTV, to name a few.
Service providers provide services to various customers by provisioning a line card for the customer. Line cards handle one of a several standard rates. TABLE 1 identifies a list of different rates. In order to provide customers with different data rates, service providers install different line cards, wherein each line card handles a different data rate. In cases where a service provider has many customers, it is likely that the service provider has many line cards to accommodate the different user requirements. However, in cases where a service provider has fewer customers, it is likely that the service provider will need to purchase a new line card to accommodate a new customer with different rate requirements.
TABLE 1
Optical Electrical Line Rate Payload Overhead
Level Level (Mbps) Rate (Mbps) Rate (Mbps)
OC-1 STS-1 51.840 50.112 1.728
OC-3 STS-3 155.520 150.336 5.184
OC-9 STS-9 466.560 451.008 15.552
OC-12 STS-12 622.080 601.344 20.736
OC-18 STS-18 933.120 902.016 31.104
OC-24 STS-24 1244.160 1202.688 41.472
OC-36 STS-36 1866.240 1804.032 62.208
OC-48 STS-48 2488.320 2405.376 82.944
In order to provide different data rates from the same infrastructure, reference clock signals with different frequencies are needed.
Accordingly it would be advantageous to provide a voltage controlled oscillator (VCO) which can provide signals of multiple frequencies.
Further limitations and disadvantages of connection and traditional approaches will become apparent to one of skill in the art, through comparison of such systems with embodiments of the present invention as set forth in the remainder of the present application.
BRIEF SUMMARY OF THE INVENTION
Presented herein is a phase lock loop with multiple divider paths. A particular one of the divider paths can be selected, thereby allowing for generation of an output signal with any one of a plurality of frequencies. The phase lock loop can form a portion of a clock and data recovery unit (CDR) or a clock management unit (CMU) in a multirate transceiver.
These and other advantages, aspects and novel features of the present invention, as well as details of illustrated embodiments thereof, will be more fully understood from the following description and drawings.
BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS
FIG. 1 is a block diagram of an exemplary phase lock loop with multiple divider paths in accordance with an embodiment of the invention;
FIG. 2 is a block diagram of an exemplary phase lock loop with multiple voltage oscillators and multiple divider paths in accordance with an embodiment of the present invention;
FIG. 3 is a block diagram of a clock multiplier unit in accordance with an embodiment of the present invention;
FIG. 4 is a block diagram of an exemplary CDR in accordance with an embodiment of the present invention;
FIG. 5 is a block diagram of an exemplary oscillator; and
FIG. 6 is a block diagram of an exemplary delay unit.
 DETAILED DESCRIPTION OF THE INVENTION
Referring now to FIG. 1, there is illustrated a block diagram of an exemplary phase lock loop 100 in accordance with an embodiment of the present invention. The phase lock loop 100 synchronizes an a reference clock signal, ref_clk, to a signal with any one of a plurality of different frequencies, f1 . . . fn thereby providing a plurality of output signals V1 . . . Vn with different frequencies.
The reference clock signal, ref_clk, is received at a phase detector 105. The phase detector 105 provides an output signal that is a function of the phase difference between the reference clock signal, ref_clk, and a feedback signal.
The phase lock loop comprises a voltage controlled oscillator (VCO). The VCO is centered at a particular frequency, f. The VCO provides a signal with a frequency that is offset from the center frequency, f. The offset is controllable by the voltage level applied to the VCO.
The output of the VCO is provided to a plurality of divider paths 110(1) . . . 110(n). Each divider path divides the frequency of the signal from VCO by a particular factor, thereby resulting in a plurality of signals V1 . . . Vn at different fractions of the VCO frequency. By dividing the frequency of the VCO by a particular factor, the frequency of the VCO is equivalent to the frequency of the reference clock multiplied by the divider factor. The foregoing allows for accurate generation of a higher frequency signal from a reference clock. Inclusion of many divider paths allows numerous different output frequencies to be realized from a single reference clock.
Each of the divider paths 110(1) . . . 110(n) are connected to an N:1 multiplexer, MUX, which selectively feeds back a particular one of the divider paths 110(1) . . . 110(n) to the phase detector 105.
This configurable voltage controlled oscillator of the present invention can also be used in conjunction with the teachings of “Transceiver System and Method Supporting Multiple Selectable Voltage Controlled Oscillators”, Provisional Application for Patent Ser. No. 60/423,072, by Caresosa, et. al., which is incorporated herein by reference.
Referring now to FIG. 2, there is illustrated a block diagram of an exemplary phase lock loop 200 with multiple divider paths and multiple selectable VCos VCOs in accordance with an embodiment of the present invention. The phase lock loop 200 synchronizes reference clock signal, ref_clk, to a signal with any one of a plurality of different frequencies, thereby providing an output signal Vo(l) . . . Vo(m).
The reference clock signal, ref_clk, is received at a phase detector 205. The phase detector 205 provides an output signal that is a function of the phase difference between the reference clock signal, ref_clk, and a feedback signal.
The phase lock loop comprises a plurality of voltage controlled oscillators (VCOs), VCO1 . . . VCOn. Each VCO, VCO1 . . . VCOn, is centered at a particular frequency, f1 . . . fn. The VCOs, VCO1 . . . VCOn, provide a signal with a frequency that is offset from the center frequency. The offset is controllable by the voltage level applied to the VCO, VCO1 . . . VCOn.
Each of the VCOs, VCO1 . . . VCOn are connected to an N:1 multiplexer, MUX, which selectively connects a particular one of the voltage controlled oscillators to a plurality of divider paths 210. The output of the VCO is provided to a plurality of divider paths 210(1) . . . 210(m). Each divider path divides the signal from the selected VCO by a particular factor, thereby resulting in a plurality of signals Vo(l) . . . Vo(m) at different fractions of the VCO center frequency.
Each of the divider paths 210(0) . . . 210(m) are connected to an m:1 multiplexer, MUX, which selectively feeds back a particular one of the divider paths 210(1) . . . 210(m) to the phase detector 205.
Various embodiments of the present invention can be incorporated into a clock and data recovery (CDR) or clock multiplier unit (CMU) in a multirate transceiver, such as the multirate transceiver described in “TRANSCEIVER SYSTEM AND METHOD SUPPORTING VARIABLE RATES AND MULTIPLE PROTOCOLS”, Provisional Application for Patent Ser. No. 60/423,070, by Caresosa, et. al., filed Nov. 1, 2002.
Referring now to FIG. 3, there is illustrated an exemplary CMU in accordance with an embodiment of the present invention. The CMU 300 synchronizes an reference clock signal, refclk_cmu, to a signal with any one of a plurality of frequencies.
The reference clock signal, refclk_cmu, is received at a phase detector 305. The phase detector 305 provides an output signal that is a function of the phase difference between the reference clock signal, refclk_cmu, and a feedback signal.
The phase lock loop comprises a plurality of VCO. The VCOs are centered at 1.6 Ghz, 2.12 Ghz, 2.5 Ghz, and 2.7 Ghz. The VCOs provide a signal with a frequency that is offset from the center frequency. The offset is controllable by the voltage level applied to the VCO.
Each of the VCOs is connected to an 4:1 multiplexer, MUX, which selectively connects a particular one of the voltage controlled oscillators to a plurality of divider paths 310. The divider paths 310 are realized from DIV 2, DIV 10, and DIV 17 dividers. It is noted that the dividers, DIV, may form a portion of one or more divider paths. The divider paths 310 provide clock signals for OC-3, OC-12, OC-48, ESCON, Gigabit Ethernet, FICON.
The dividers, DIV, provide signals to a 6:1 multiplexer, MUX, which selectively feeds back a particular one of the signals to the phase detector 305.
Additionally, a plurality of signals from the dividers, DIV, are also received at another multiplexer, MUX. The MUX selects a particular one of the plurality of signals and outputs the selected signal, txserck. The output signal, txserck, can also be received at additional dividers, DIV.
The CMU can be configured to output signals with a variety of frequency characteristics by appropriate selection of the reference clock frequency, VCO frequency, and the divider path. Various examples of frequencies that can be achieved, are listed below, along with the reference clock frequency, VCO frequency, and divider paths that can be used to achieve the frequency.
Ref Clock VCO Out Divider txserck
Data Mode frequency frequency Path/Value frequency
SONET Rates
FEC 1.69E+08 2.70E+09 2×2×2×2->16 2.70E+09
8.44E+07 2.70E+09 2×2×2×2×2->32 2.70E+09
OC48 1.56E+08 2.50E+09 2×2×2×2->16 2.50E+09
7.81E+07 2.50E+09 2×2×2×2×2->32 2.50E+09
OC12 1.56E+08 2.50E+09 2×2×2×2->16 2.50E+09
7.81E+07 2.50E+09 2×2×2×2×2->32 2.50E+09
OC3 1.56E+08 2.50E+09 2×2×2×2->16 2.50E+09
7.81E+07 2.50E+09 2×2×2×2×2->32 2.50E+09
Gigabit Ethernet 1.25E+08 2.50E+09 2×10->20 1.25E+09
6.25E+07 2.50E+09 2×10×2->40 1.25E+09
Fibre-Channel 1.06E+08 2.13E+09 2×10->20 1.06E+09
5.31E+07 2.13E+09 2×10×2->40 1.06E+09
1.25E+08 2.13E+09 17 1.06E+09
6.25E+07 2.13E+09 2×17->34 1.06E+09
2× Fibre-Channel 1.06E+08 2.13E+09 2×10->20 2.13E+09
5.31E+07 2.13E+09 2×2×10->40 2.13E+09
1.25E+08 2.13E+09 17 2.13E+09
6.25E+07 2.13E+09 2×17->34 2.13E+09
FICON 8.00E+07 1.60E+09 2×10->20 8.00E+08
4.00E+07 1.60E+09 2×2×10->40 8.00E+08
ESCON 8.00E+07 1.60E+09 2×10->20 2.00E+08
4.00E+07 1.60E+09 2×2×10->40 2.00E+08
Referring now to FIG. 4, there is illustrated a block diagram of an exemplary CDR 400 in accordance with an embodiment of the invention. The CDR 400 includes a frequency acquisition circuit loop 400a and a phase acquisition loop 400b.
The CDR 400 operates in one of two modes—a frequency acquisition mode, and a phase acquisition mode. At startup, the CDR 400 operates in the frequency acquisition mode wherein the frequency acquisition circuit loop 400a locks the frequency of a reference signal, efclk_cdr refclk_cdr to a particular one of the frequencies. The particular frequency signal is generated by selection of a particular one of the VCOs in RxVCO and a particular one of the divider paths.
Upon frequency acquisition, the CDR 400 enters the phase acquisition mode. During the phase acquisition mode, the phase acquisition circuit loop 400b synchronizes an incoming data signal with a particular one of the frequencies. The particular frequency signal is generated by selection of a particular one of the VCOs in RxVCO and particular one of the divider paths.
Referring now to FIG. 5, there is illustrated a block diagram describing an exemplary VCO 500. The VCO 500 comprises delay units, D1, D2, and D3, connected in cascade. The delay units can comprise, for example, delay interpolators. The output of delay unit, D3, is provided is inverted and fed back to delay unit, D1.
The delay units, D1, D2, D3 delay an input signal for a certain period of time, T, before outputting the signal. Accordingly, an input pulse received at delay unit, D1, at time=0 is reaches the output of delay unit, D3, at time=3T. Therefore, the output generates a signal with a frequency, 1/(6T).
The period of time that the delay units, D1, D2, and D3 delay an input signal is controllable by a control voltage, Vc. A particular frequency, within a certain range, can be achieved by controlling the control voltage.
Referring now to FIG. 6, there is illustrated a block diagram describing an exemplary delay interpolator. The delay interpolator comprises two stages, S1, S2. Each stage provides a different delay period, TS1, TS2. The delay period for the interpolator is a weighted sum, w1TS1+w2TS2, where w1+w2=1. The weights, w1, w2 are controllable by the control voltage, Vc.
Each stage S1, S2 comprises three transistors, T1, T2, and T3, wherein transistors T1 and T2 are connected in parallel with respect, to each other, and in series with respect to transistor T3. The transistors, T1 and T2, are also connected to resistors R.
The delay interpolator includes input terminals for receiving a control voltage. In the stage, S1, the input terminal for receiving the positive control voltage, Vc+, is connected to the gate of transistor T3 of stage S1, while the terminal for receiving the negative control voltage, Vc−, is connected to the gate of transistor T3 of stage S2.
In the stage S2, resistor/capacitor (RC) circuits, RC1, RC2, are connected to the gates of the transistors T1, T2, respectively. The input terminal for receiving positive Inp is connected to the resistor portion of the RC circuit RC1. The input terminal for receiving Inn, is connected to the resistor portion of the RC circuit RC2. The output of the delay interpolator is the differential voltage between the drains of transistors T1 and T2 of the first stage S1 and the second stage S2. These outputs are subsequently connected to the inputs of the next delay cell. However, the positive output of the current delay cell is connected to the negative input of the next delay cell, while the negative output of the current delay cell is connected to the positive input of the next delay cell. The foregoing connection causes the phase shift resulting in the control of the Vco frequency.
The phase lock loop as described herein may be implemented as a board level product, as a single chip, application specific integrated circuit, or with varying levels of the phase lock loop integrated on a single chip with other portions of the system as separate components. The degree of integration of the monitoring system will primarily be determined by the data speeds, and cost considerations. Because of the sophisticated nature of modern processors, it is possible to utilize a commercially available processor, which may be implemented external to an ASIC implementation of the present system. Alternatively, if the processor is available as an ASIC core or logic block, then the commercially available processor can be implemented as part of an ASIC device.
While the invention has been described with reference to certain embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from its scope. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed, but that the invention will include all embodiments falling within the scope of the appended claims.

Claims (29)

The invention claimed is:
1. A method for providing output signals with a plurality of frequencies, said method comprising:
comparing phases between an input signal and a feedback signal;
generating a frequency signal, wherein the frequency signal is dependent on the a difference between the a phase of the input signal and the a phase of the feedback signal; and
dividing the a frequency of the frequency signal by a plurality of divider paths, wherein at least one divider forms a portion of at least two of the plurality of divider paths,
wherein the at least one divider that forms the portion of the at least two of the plurality of divider paths is directly coupled to a next divider in at least one of the plurality of divider paths, and wherein each of the at least two of the plurality of divider paths after the at least one divider includes a plurality of dividers.
2. The method of claim 1, further comprising outputting a plurality of output frequency signals.
3. The method of claim 2, wherein the plurality of output frequency signals further comprise an OC-3 signal, an OC-12 signal, an OC-48 signal, and a Gigabit Ethernet signal.
4. The method of claim 2, further comprising deriving the plurality of output frequency signals from an output signal of a phase lock loop.
5. The method of claim 2, further comprising providing a first one of the plurality of output frequency signals to a transmitter or a receiver.
6. The method of claim 2, further comprising providing a first one of the plurality of output frequency signals to a transmitter to transmit data.
7. The method of claim 6, wherein the first one of the plurality of output frequency signals is a high frequency clock signal.
8. The method of claim 6, wherein the first one of the plurality of output frequency signals is a signal with a frequency on the order of 108 Hz.
9. The method of claim 6, wherein the data is transmitted at one of a plurality of different data rates.
10. The method of claim 6, wherein the data is transmitted with one of a plurality of different formats.
11. The method of claim 2, further comprising providing a first one of the plurality of output frequency signals to a receiver to receive data.
12. The method of claim 11, wherein the first one of the plurality of output frequency signals is a high frequency signal.
13. The method of claim 11, wherein the first one of the plurality of output frequency signals is a signal with a frequency on the order of 108 Hz.
14. The method of claim 11, wherein the data is received at one of a plurality of different possible data rates.
15. The method of claim 11, wherein the data is received in one of a plurality of different possible formats.
16. The method of claim 1, wherein the comparing phases includes comparing phases in a phase detector, the method further comprising:
providing a first output signal from a first divider path of the plurality of divider paths as a second feedback signal to the phase detector, and
providing a second output signal from a second divider path of the plurality of divider paths as a second frequency signal to a transmitter.
17. The method of claim 16, further comprising:
controlling the frequency of the feedback signal using a control signal.
18. The method of claim 1, further comprising:
comparing the phases in a phase detector,
providing a first output signal from a first divider path of the plurality of divider paths as a second feedback signal to the phase detector, and
providing a second output signal from a second divider path of the plurality of divider paths to a receiver.
19. The method of claim 18, further comprising:
controlling the frequency of the feedback signal using a control signal.
20. The method of claim 1, wherein the generating is performed by a plurality of voltage controlled oscillators (VCOs), each of which provides a respective VCO signal.
21. The method of claim 20, wherein the generating comprises selecting one of the plurality of VCO signals with a multiplexer.
22. The method of claim 1, further comprising:
generating a plurality of output signals for a transmitter; and
selecting, with a multiplexer, one of the plurality of output signals to be provided to the transmitter.
23. The method of claim 1, wherein the comparing phases includes comparing phases in a phase detector, the method further comprising:
providing a first output signal from a first divider path of the plurality of divider paths as a second feedback signal to the phase detector,
providing a second output signal from a second divider path of the plurality of divider paths as a second frequency signal to a transmitter, and
using the second frequency signal for transmitting data,
wherein the transmitting data includes transmitting with one of a plurality of data rates.
24. A method for providing output signals with a plurality of frequencies, said method comprising:
comparing phases between an input signal and a feedback signal;
generating a frequency signal, wherein the frequency signal is dependent on a difference between a phase of the input signal and a phase of the feedback signal; and
dividing a frequency of the frequency signal by a plurality of divider paths, wherein at least one divider forms a portion of at least two of the plurality of divider paths,
wherein the dividing further comprises, after the dividing in the at least one divider that forms the portion of the at least two of the plurality of divider paths, providing a signal to the at least one divider, then to a multiplexer and then to a series of dividers.
25. The method of claim 24, further comprising outputting a plurality of output frequency signals.
26. The method of claim 25, further comprising deriving the plurality of output frequency signals from an output signal of a phase lock loop.
27. The method of claim 25, further comprising providing a first one of the plurality of output frequency signals to a transmitter or a receiver.
28. The method of claim 24, wherein the generating is performed by a plurality of voltage controlled oscillators (VCOs), each of which provides a respective VCO signal.
29. A method for providing output signals with a plurality of frequencies, said method comprising:
comparing phases between an input signal and a feedback signal;
generating a frequency signal, wherein the frequency signal is dependent on a difference between a phase of the input signal and a phase of the feedback signal;
dividing a frequency of the frequency signal by a plurality of divider paths, wherein at least one divider forms a portion of at least two of the plurality of divider paths;
providing a signal divided by the at least one divider to a multiplexer; and
providing a signal output by the multiplexer to an additional divider.
US13/935,098 2002-11-01 2013-07-03 Configurable voltage controlled oscillator system and method including dividing forming a portion of two or more divider paths Expired - Lifetime USRE45557E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/935,098 USRE45557E1 (en) 2002-11-01 2013-07-03 Configurable voltage controlled oscillator system and method including dividing forming a portion of two or more divider paths

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US42307402P 2002-11-01 2002-11-01
US10/444,022 US6864752B2 (en) 2002-11-01 2003-05-22 Configurable voltage controlled oscillator system and method
US11/049,163 US7053720B2 (en) 2002-11-01 2005-02-02 Configurable voltage controlled oscillator system and method including dividing forming a portion of two or more divider paths
US13/935,098 USRE45557E1 (en) 2002-11-01 2013-07-03 Configurable voltage controlled oscillator system and method including dividing forming a portion of two or more divider paths

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/049,163 Reissue US7053720B2 (en) 2002-11-01 2005-02-02 Configurable voltage controlled oscillator system and method including dividing forming a portion of two or more divider paths

Publications (1)

Publication Number Publication Date
USRE45557E1 true USRE45557E1 (en) 2015-06-09

Family

ID=34656824

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/049,163 Expired - Lifetime US7053720B2 (en) 2002-11-01 2005-02-02 Configurable voltage controlled oscillator system and method including dividing forming a portion of two or more divider paths
US13/935,098 Expired - Lifetime USRE45557E1 (en) 2002-11-01 2013-07-03 Configurable voltage controlled oscillator system and method including dividing forming a portion of two or more divider paths

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/049,163 Expired - Lifetime US7053720B2 (en) 2002-11-01 2005-02-02 Configurable voltage controlled oscillator system and method including dividing forming a portion of two or more divider paths

Country Status (1)

Country Link
US (2) US7053720B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11870451B1 (en) * 2022-12-20 2024-01-09 Viavi Solutions Inc. Frequency synthesizer using voltage-controlled oscillator (VCO) core of wideband synthesizer with integrated VCO

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7391838B2 (en) * 2002-11-01 2008-06-24 Broadcom Corporation Transceiver system and method supporting multiple selectable voltage controlled oscillators
US7053720B2 (en) 2002-11-01 2006-05-30 Broadcom Corporation Configurable voltage controlled oscillator system and method including dividing forming a portion of two or more divider paths
US20050264704A1 (en) * 2004-05-27 2005-12-01 Leinonen Marko E Media device and method of enhancing viewing of video information in media device
WO2008111229A1 (en) * 2007-03-15 2008-09-18 Fujitsu Limited Electronic device, clock, and clock controller
US8013681B2 (en) * 2009-08-05 2011-09-06 Harris Corporation Wide spectrum radio transmit architecture
US8242818B2 (en) * 2009-12-22 2012-08-14 Massachusetts Institute Of Technology Phase-locked loop frequency synthesizer
US9571112B2 (en) * 2014-02-05 2017-02-14 Maxlinear Asia Singapore Pte Ltd. Stacked synthesizer for wide local oscillator generation using a dynamic divider

Citations (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5260979A (en) * 1991-05-28 1993-11-09 Codex Corp. Circuit and method of switching between redundant clocks for a phase lock loop
US5929711A (en) * 1997-01-30 1999-07-27 Yamaha Corporation PLL circuit with pseudo-synchronization control device
US6163186A (en) * 1996-11-11 2000-12-19 Hitachi, Ltd. System including phase lock loop circuit
US6236632B1 (en) * 1998-04-30 2001-05-22 Kabushiki Kaisha Toshiba Disk driver
US6285640B1 (en) * 1996-07-02 2001-09-04 Kabushiki Kaisha Toshiba Disk reproducing apparatus having active wide-range PLL device
US6587411B2 (en) * 1996-01-16 2003-07-01 Kabushiki Kaisha Toshiba Signal processing circuit having a voltage controlled oscillator capable of continuously changing the center frequency in accordance with a control voltage
US6687320B1 (en) * 1998-08-26 2004-02-03 Via Technologies, Inc. Phase lock loop (PLL) clock generator with programmable skew and frequency
US20040047440A1 (en) * 2002-09-10 2004-03-11 Broadcom Corporation Phase lock loop with cycle drop and add circuitry
EP1416656A2 (en) 2002-11-01 2004-05-06 Broadcom Corporation Transceiver system and method supporting variable rates and multiple protocols
US6864752B2 (en) * 2002-11-01 2005-03-08 Broadcom Corporation Configurable voltage controlled oscillator system and method
US6960962B2 (en) * 2001-01-12 2005-11-01 Qualcomm Inc. Local oscillator leakage control in direct conversion processes
US7034599B1 (en) * 2003-07-29 2006-04-25 Lattice Semiconductor Corporation Clock generator with skew control
US7053720B2 (en) 2002-11-01 2006-05-30 Broadcom Corporation Configurable voltage controlled oscillator system and method including dividing forming a portion of two or more divider paths
US7084712B2 (en) * 2003-09-12 2006-08-01 Rohm Co., Ltd. Clock generation system
US7123101B2 (en) * 2002-12-06 2006-10-17 Infineon Technologies Ag Phase locked loop comprising a ΣΔ modulator
US7324548B2 (en) 2002-11-01 2008-01-29 Broadcom Corporation Transceiver system and method supporting variable rates and multiple protocols
US7356076B2 (en) 2002-11-01 2008-04-08 Broadcom Corporation System and method supporting auto-recovery in a transceiver system
US7391838B2 (en) 2002-11-01 2008-06-24 Broadcom Corporation Transceiver system and method supporting multiple selectable voltage controlled oscillators
US7391788B2 (en) 2002-11-01 2008-06-24 Broadcom Corporation Method and system for a three conductor transceiver bus
US7428274B2 (en) * 2001-05-23 2008-09-23 Stmicroelectronics S.A. Receiver of frequency-modulated signals with digital demodulator
US7496133B2 (en) 2002-11-01 2009-02-24 Broadcom Corporation Multi-rate on-chip OCN filter for a transceiver system
US7598815B2 (en) * 2006-10-25 2009-10-06 Agere Systems Inc. Multiple frequency generator for quadrature amplitude modulated communications
US7928807B2 (en) * 2005-09-16 2011-04-19 Qualcomm Incorporated Frequency synthesizer architecture for multi-band ultra-wideband system
US8160109B2 (en) 2002-11-01 2012-04-17 Broadcom Corporation Method and system for synchronizing a transceiver and a downstream device in an optical transmission network

Patent Citations (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5260979A (en) * 1991-05-28 1993-11-09 Codex Corp. Circuit and method of switching between redundant clocks for a phase lock loop
US6587411B2 (en) * 1996-01-16 2003-07-01 Kabushiki Kaisha Toshiba Signal processing circuit having a voltage controlled oscillator capable of continuously changing the center frequency in accordance with a control voltage
US6285640B1 (en) * 1996-07-02 2001-09-04 Kabushiki Kaisha Toshiba Disk reproducing apparatus having active wide-range PLL device
US6163186A (en) * 1996-11-11 2000-12-19 Hitachi, Ltd. System including phase lock loop circuit
US5929711A (en) * 1997-01-30 1999-07-27 Yamaha Corporation PLL circuit with pseudo-synchronization control device
US6236632B1 (en) * 1998-04-30 2001-05-22 Kabushiki Kaisha Toshiba Disk driver
US6687320B1 (en) * 1998-08-26 2004-02-03 Via Technologies, Inc. Phase lock loop (PLL) clock generator with programmable skew and frequency
US6960962B2 (en) * 2001-01-12 2005-11-01 Qualcomm Inc. Local oscillator leakage control in direct conversion processes
US7428274B2 (en) * 2001-05-23 2008-09-23 Stmicroelectronics S.A. Receiver of frequency-modulated signals with digital demodulator
US20040047440A1 (en) * 2002-09-10 2004-03-11 Broadcom Corporation Phase lock loop with cycle drop and add circuitry
US7053720B2 (en) 2002-11-01 2006-05-30 Broadcom Corporation Configurable voltage controlled oscillator system and method including dividing forming a portion of two or more divider paths
EP1416656A2 (en) 2002-11-01 2004-05-06 Broadcom Corporation Transceiver system and method supporting variable rates and multiple protocols
US6864752B2 (en) * 2002-11-01 2005-03-08 Broadcom Corporation Configurable voltage controlled oscillator system and method
US8160109B2 (en) 2002-11-01 2012-04-17 Broadcom Corporation Method and system for synchronizing a transceiver and a downstream device in an optical transmission network
US7496133B2 (en) 2002-11-01 2009-02-24 Broadcom Corporation Multi-rate on-chip OCN filter for a transceiver system
US7324548B2 (en) 2002-11-01 2008-01-29 Broadcom Corporation Transceiver system and method supporting variable rates and multiple protocols
US7356076B2 (en) 2002-11-01 2008-04-08 Broadcom Corporation System and method supporting auto-recovery in a transceiver system
US20080130679A1 (en) 2002-11-01 2008-06-05 Vikram Natarajan Transceiver system and method supporting variable rates and multiple protocols
US7391838B2 (en) 2002-11-01 2008-06-24 Broadcom Corporation Transceiver system and method supporting multiple selectable voltage controlled oscillators
US7391788B2 (en) 2002-11-01 2008-06-24 Broadcom Corporation Method and system for a three conductor transceiver bus
US7123101B2 (en) * 2002-12-06 2006-10-17 Infineon Technologies Ag Phase locked loop comprising a ΣΔ modulator
US7034599B1 (en) * 2003-07-29 2006-04-25 Lattice Semiconductor Corporation Clock generator with skew control
US7084712B2 (en) * 2003-09-12 2006-08-01 Rohm Co., Ltd. Clock generation system
US7928807B2 (en) * 2005-09-16 2011-04-19 Qualcomm Incorporated Frequency synthesizer architecture for multi-band ultra-wideband system
US7598815B2 (en) * 2006-10-25 2009-10-06 Agere Systems Inc. Multiple frequency generator for quadrature amplitude modulated communications

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11870451B1 (en) * 2022-12-20 2024-01-09 Viavi Solutions Inc. Frequency synthesizer using voltage-controlled oscillator (VCO) core of wideband synthesizer with integrated VCO

Also Published As

Publication number Publication date
US7053720B2 (en) 2006-05-30
US20050128012A1 (en) 2005-06-16

Similar Documents

Publication Publication Date Title
USRE45557E1 (en) Configurable voltage controlled oscillator system and method including dividing forming a portion of two or more divider paths
US7142013B2 (en) One-level zero-current-state exclusive or (XOR) gate
US6522671B1 (en) Protocol independent sub-rate device
US20020114416A1 (en) Phase alignment of data to clock
EP0828343A1 (en) Signal generator for generating a jitter/wander output
US6750687B1 (en) Method and apparatus for phase aligning two clock signals utilizing a programmable phase adjustment circuit
US7386084B2 (en) Method and system for pattern-independent phase adjustment in a clock and data recovery (CDR) circuit
US20080130679A1 (en) Transceiver system and method supporting variable rates and multiple protocols
US20110191621A1 (en) Dynamic frequency adjustment for interoperability of differential clock recovery methods
US7095816B2 (en) Clock/data recovery circuit
US7133648B1 (en) Bidirectional multi-gigabit transceiver
US6864752B2 (en) Configurable voltage controlled oscillator system and method
EP1234374A2 (en) Phase/frequency detector for dejitter applications
US7391838B2 (en) Transceiver system and method supporting multiple selectable voltage controlled oscillators
EP0707393B1 (en) Fractional bit-leaking clock signal resynchronizer for a highspeed digital communications system
US7511582B2 (en) Voltage controlled oscillator for use in phase locked loop
US6980568B1 (en) Method and apparatus for system clock synchronization
US7155191B2 (en) Method and arrangement for reducing phase jumps when switching between synchronization sources
US20040086278A1 (en) Method and system for synchronizing a transceiver and a downstream device in an optical transmission network
US20040071168A1 (en) System and method for providing network timing recovery
US7443890B2 (en) Multi-stage multiplexing chip set having switchable forward/reverse clock relationship
US7313151B2 (en) Extendible asynchronous and synchronous interface bus for broadband access
Beakes et al. Single Chip 622 Mb/s SDH/SONET Framer, Digital Cross-Connect and Add/Drop Multiplexer Solution
KR19990050567A (en) Network Synchronized E3 and Ds3 Clock Generators

Legal Events

Date Code Title Description
AS Assignment

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001

Effective date: 20160201

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001

Effective date: 20160201

CC Certificate of correction
AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001

Effective date: 20170120

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001

Effective date: 20170120

AS Assignment

Owner name: BROADCOM CORPORATION, CALIFORNIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001

Effective date: 20170119

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553)

Year of fee payment: 12