US7943942B2 - Semiconductor light-emitting device with double-sided passivation - Google Patents

Semiconductor light-emitting device with double-sided passivation Download PDF

Info

Publication number
US7943942B2
US7943942B2 US12/093,508 US9350808A US7943942B2 US 7943942 B2 US7943942 B2 US 7943942B2 US 9350808 A US9350808 A US 9350808A US 7943942 B2 US7943942 B2 US 7943942B2
Authority
US
United States
Prior art keywords
layer
doped semiconductor
semiconductor layer
electrode
emitting device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US12/093,508
Other versions
US20110001120A1 (en
Inventor
Fengyi Jiang
Junlin Liu
Li Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Latticepower Corp Ltd
Original Assignee
Lattice Power Jiangxi Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lattice Power Jiangxi Corp filed Critical Lattice Power Jiangxi Corp
Assigned to LATTICE POWER (JIANGXI) CORPORATION reassignment LATTICE POWER (JIANGXI) CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LIU, JUNLIN, JIANG, FENGYI, WANG, LI
Publication of US20110001120A1 publication Critical patent/US20110001120A1/en
Application granted granted Critical
Publication of US7943942B2 publication Critical patent/US7943942B2/en
Assigned to LATTICEPOWER CORPORATION LIMITED reassignment LATTICEPOWER CORPORATION LIMITED CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: LATTICE POWER (JIANGXI) CORPORATION
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/44—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the coatings, e.g. passivation layer or anti-reflective coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/6835—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during build up manufacturing of active devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005—Processes
    • H01L33/0093—Wafer bonding; Removal of the growth substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
    • H01L33/40—Materials therefor
    • H01L33/405—Reflective materials

Definitions

  • the present invention relates to the design of semiconductor light-emitting devices. More specifically, the present invention relates to novel semiconductor light-emitting devices with double-sided passivation that effectively reduces the leakage current and enhances the device reliability.
  • Solid-state lighting is expected to bring the next wave of illumination technology.
  • High-brightness light-emitting diodes HB-LEDs
  • HB-LEDs High-brightness light-emitting diodes
  • cost, efficiency, and brightness are the three foremost metrics for determining the commercial viability of LEDs.
  • An LED produces light from an active region which is “sandwiched” between a positively doped layer (p-type doped layer) and a negatively doped layer (n-type doped layer).
  • the carriers which include holes from the p-type doped layer and electrons from the n-type doped layer, recombine in the active region.
  • this recombination process releases energy in the form of photons, or light, whose wavelength corresponds to the band-gap energy of the material in the active region.
  • FIG. 1 illustrates a traditional passivation method for an LED with a vertical-electrode configuration.
  • a layer 100 is the passivation layer
  • a layer 102 the n-side (or p-side) electrode is the passivation layer
  • a layer 104 the n-type (or p-type) doped semiconductor layer a layer 106 the active layer based on a multi-quantum-well (MQW) structure
  • MQW multi-quantum-well
  • a layer 108 the p-type (or n-type) doped semiconductor layer is the substrate.
  • a layer 110 the p-side (or n-side) electrode
  • a layer 112 is the substrate.
  • the passivation layer blocks the undesired carrier recombination at the LED surface.
  • surface recombination tends to occur on the sidewalls of the MQW active region 106 .
  • the sidewall coverage by a conventional passivation layer for example, layer 100 shown in FIG. 1 , is often non-ideal.
  • the poor sidewall coverage is typically a result of standard thin-film deposition techniques, such as plasma-enhanced chemical vapor deposition (PECVD) and magnetron sputtering deposition.
  • PECVD plasma-enhanced chemical vapor deposition
  • magnetron sputtering deposition magnetron sputtering deposition.
  • passivation layer Quality of sidewall coverage by passivation layer is worsened for devices with steeper steps, such as devices with steps higher than 2 ⁇ m, which is the case for most vertical-electrode LEDs. Under such conditions, the passivation layer often contains a large number of pores, which can severely degrade its ability to block the surface recombination of carriers. An increased surface recombination rate in turn increases the amount of the reverse leakage current, which results in reduced efficiency and stability of the LED.
  • One embodiment of the present invention provides a light-emitting device.
  • the device includes a substrate, a first doped semiconductor layer situated above the substrate, a second doped semiconductor layer situated above the first doped semiconductor layer, and a multi-quantum-well (MQW) active layer situated between the first and the second doped semiconductor layers.
  • the device also includes a first electrode coupled to the first doped semiconductor layer and a first passivation layer, which is situated between the first electrode and the first doped semiconductor layer in areas other than an ohmic-contact area.
  • the first passivation layer substantially insulates the first electrode from edges of the first doped semiconductor layer, thereby reducing surface recombination.
  • the device further includes a second electrode coupled to the second doped semiconductor layer and a second passivation layer which substantially covers the sidewalls of the first and second doped semiconductor layer, the MQW active layer, and part of the horizontal surface of the second doped semiconductor layer which is not covered by the second electrode.
  • the substrate comprises at least one of the following materials: Cu, Cr, Si, and SiC.
  • the first and/or second passivation layer comprises at least one of the following materials: SiO x , SiN x , and SiO x N y .
  • the first doped semiconductor layer is a p-type doped semiconductor layer.
  • the second doped semiconductor layer is an n-type doped semiconductor layer.
  • the MQW active layer comprises GaN and InGaN.
  • the first and second doped semiconductor layers are grown on a substrate with a predefined pattern comprising grooves and mesas.
  • the first and/or second passivation layer is formed by one of the following processes: plasma-enhanced chemical vapor deposition (PECVD), magnetron sputtering deposition, and electron beam (e-beam) evaporation.
  • PECVD plasma-enhanced chemical vapor deposition
  • magnetron sputtering deposition magnetron sputtering deposition
  • electron beam (e-beam) evaporation electron beam
  • the thickness of the first passivation layer is between 100 and 2,000 angstrom, and the thickness of the second passivation layer is between 300 and 10,000 angstrom.
  • a substantial distance is present between the edge of the first electrode and the edge of other layers.
  • FIG. 1 illustrates a traditional passivation method for an LED with a vertical-electrode configuration.
  • FIG. 2A illustrates part of a substrate with pre-patterned grooves and mesas in accordance with one embodiment of the present invention.
  • FIG. 2B illustrates the cross-section of a pre-patterned substrate in accordance with one embodiment of the present invention.
  • FIG. 3 presents a diagram illustrating the process of fabricating a light-emitting device with double-sided passivation in accordance with one embodiment of the present invention.
  • Embodiments of the present invention provide a method for fabricating an LED device with double-sided passivation. Two sides of passivation which cover both the top and bottom sides of the device can effectively reduce surface recombination of the carriers, resulting in improved reliability of the LED device.
  • two passivation layers instead of depositing only a single layer of passivation at the outer surface of the LED, two passivation layers (a top passivation layer and a bottom passivation layer) are deposited. The presence of the bottom passivation layer provides substantial insulation between the sidewalls of the p-type (or n-type) doped layer and the contact of the p-side (or n-side) electrode.
  • the bottom passivation layer is deposited on a horizontal surface rather than the vertical sidewalls of the layered semiconductor structure, this bottom passivation layer avoids the typical sidewall-coverage problem associated with common thin-film deposition techniques. Therefore, the bottom passivation layer often demonstrates a much better surface quality than that of a conventional single-sided passivation layer.
  • a growth method that pre-patterns the substrate with grooves and mesas is introduced. Pre-patterning the substrate with grooves and mesas can effectively release the stress in the multilayer structure that is caused by lattice-constant and thermal-expansion-coefficient mismatches between the substrate surface and the multilayer structure.
  • FIG. 2A illustrates a top view of a part of a substrate with a pre-etched pattern using photo lithographic and plasma etching techniques in accordance with one embodiment of the present invention.
  • Square mesas 200 and grooves 202 are the result of the etching.
  • FIG. 2B more clearly illustrates the structure of mesas and grooves by showing a cross-section of the pre-patterned substrate along a horizontal line AA′ in FIG. 2A in accordance with one embodiment.
  • the sidewalls of grooves 204 effectively form the sidewalls of the isolated mesa structures, such as mesa 206 , and partial mesas 208 and 210 .
  • Each mesa defines an independent surface area for growing a respective semiconductor device.
  • FIG. 3 presents a diagram illustrating the process of fabricating a light-emitting device with double-sided passivation in accordance with one embodiment of the present invention.
  • operation A after a pre-patterned substrate with grooves and mesas is prepared, an InGaAlN multilayer structure can be formed using various growth techniques, which can include but are not limited to Metalorganic Chemical Vapor Deposition (MOCVD).
  • MOCVD Metalorganic Chemical Vapor Deposition
  • the fabricated LED structure can include a substrate 302 , which can be a Si wafer, an n-type doped semiconductor layer 304 , which can be a Si doped GaN layer, an active layer 306 , which can be a GaN/InGaN MQW structure, and a p-type doped semiconductor layer 308 , which can be a Mg doped GaN layer. Note that it is possible to reverse the sequence of the growth between the p-type layer and n-type layer.
  • a first (bottom) passivation layer 310 is deposited on the top of the p-type doped semiconductor layer.
  • Materials that can be used to form bottom passivation layer 310 include, but are not limited to: silicon oxide (SiO x ), silicon nitride (SiN x ), and silicon oxynitride (SiO x N y ).
  • Various thin-film deposition techniques such as PECVD and magnetron sputtering deposition, can be used to deposit bottom passivation layer 310 .
  • the thickness of the bottom passivation layer can fall between 100 and 2,000 angstroms. In one embodiment, the bottom passivation layer is approximately 500 angstroms thick.
  • the figure corresponding to operation B shows the cross-section after the deposition of the bottom passivation layer 310 .
  • photolithographic and etching techniques are applied to etch off part of passivation layer 312 .
  • the area to be etched off is selected such that both a sufficient area for electrical contact and a sufficient distance between the p-side electrode and edges of the device can be attained.
  • a metal layer 314 is deposited above the multilayer structure 316 to form an electrode. If the top layer of the multilayered structure is p-type doped material, then the electrode is a p-side electrode.
  • the p-side electrode may include several types of metal such as nickel (Ni), gold (Au), platinum (Pt), and an alloy thereof.
  • Metal layer 314 can be deposited using an evaporation technique such as electro-beam (e-beam) evaporation.
  • multilayer structure 316 is flipped upside down to bond with a supporting conductive structure 318 .
  • supporting conductive structure 318 includes a supporting substrate 320 and a bonding layer 322 .
  • a layer of bonding metal can be deposited on metal layer 314 to facilitate the bonding process.
  • Supporting substrate layer 320 is conductive and may include silicon (Si), copper (Cu), silicon carbide (SiC), chromium (Cr), and other materials.
  • Bonding layer 322 may include gold (Au).
  • FIG. 4F illustrates the multilayer structure after boding.
  • substrate 302 is removed.
  • Techniques that can be used for the removal of the substrate layer 302 can include, but are not limited to: mechanical grinding, dry etching, chemical etching, and any combination of the above methods.
  • the removal of substrate 302 is completed by employing a chemical etching process, which involves submerging the multilayer structure in a solution based on hydrofluoric acid, nitric acid, and acetic acid. Note that supporting substrate layer 320 can be optionally protected from this chemical etching.
  • the edge of the multilayer structure is removed to reduce surface recombination centers and ensure high material quality throughout the entire device.
  • this edge removal operation can be optional.
  • n-side electrode In operation I, after the edge removal, another electrode 324 is formed on top of the multilayer structure. Note that, because multilayer structure 312 was flipped upside down during the wafer bonding process, the top layer is now the n-type doped semiconductor. Thus, the newly formed electrode is the n-side electrode.
  • the metal composition and the forming process of the n-side electrode can be similar to that of the p-side electrode.
  • a second (or top) passivation layer 326 is deposited.
  • Materials that can be used to form the top passivation layer include, but are not limited to, the following: SiO x , SiN x , and SiO x N y . Note that, one can choose either the same or different materials to form the top and bottom passivation layers.
  • Various thin-film deposition techniques such as PECVD and magnetron sputtering deposition, can be used to deposit the top passivation layer.
  • the thickness of the top passivation layer can be between 300 and 10,000 angstroms. In one embodiment, the top passivation layer has a thickness of approximately 2,000 angstroms.
  • photolithographic patterning and etching are applied to top passivation layer 326 to expose the n-side electrode.
  • a conventional substrate is patterned and etched to form individual mesas.
  • Each mesa has a size of approximately 300 ⁇ 300 ⁇ m 2 .
  • a 500-angstrom-thick SiO 2 layer forms the bottom passivation layer, and a 2,000-angstrom-thick SiO 2 layer forms the top passivation layer.
  • the size of the p-side electrode is approximately 250 ⁇ 250 ⁇ m 2 .
  • the top surface area of the device after edge removal is approximately 280 ⁇ 280 ⁇ m 2 .
  • each mesa has a size of approximately 300 ⁇ 300 ⁇ m 2 .
  • a 500-angstrom-thick SiO 2 layer forms the bottom passivation layer, and a 2,000-angstrom-thick SiN x layer forms the top passivation layer.
  • the size of the p-side electrode is approximately 250 ⁇ 250 ⁇ m 2 .
  • the top surface area of the device after edge removal is approximately 280 ⁇ 280 ⁇ m 2 .
  • each mesa has a size of approximately 300 ⁇ 300 ⁇ m 2 .
  • a 100-angstrom-thick SiN x layer forms the bottom passivation layer, and a 5,000-angstrom-thick SiN x layer forms the top passivation layer.
  • the size of the p-side electrode is approximately 260 ⁇ 260 ⁇ m 2 .
  • the top surface area of the device after edge removal is approximately 280 ⁇ 280 ⁇ m 2 .
  • each mesa has a size of approximately 300 ⁇ 300 ⁇ m 2 .
  • a 1,000-angstrom-thick SiN x layer forms the bottom passivation layer, and a 500-angstrom-thick SiO 2 layer forms the top passivation layer.
  • the size of the p-side electrode is approximately 230 ⁇ 230 ⁇ m 2 .
  • the top surface area of the device after edge removal is approximately 280 ⁇ 280 ⁇ m 2 .
  • each mesa has a size of approximately 300 ⁇ 300 ⁇ m 2 .
  • a 500-angstrom-thick SiO 2 layer forms the bottom passivation layer, and a 10,000-angstrom-thick SiO 2 layer forms the top passivation layer.
  • the size of the p-side electrode is approximately 230 ⁇ 230 ⁇ m 2 .
  • the top surface area of the device after edge removal is approximately 280 ⁇ 280 ⁇ m 2 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Led Devices (AREA)

Abstract

A light-emitting device includes a substrate, a first doped semiconductor layer situated above the substrate, a second doped semiconductor layer situated above the first doped layer, and a multi-quantum-well (MQW) active layer situated between the first and the second doped layers. The device also includes a first electrode coupled to the first doped layer and a first passivation layer situated between the first electrode and the first doped layer in areas other than an ohmic-contact area. The first passivation layer substantially insulates the first electrode from edges of the first doped layer, thereby reducing surface recombination. The device further includes a second electrode coupled to the second doped layer and a second passivation layer which substantially covers the sidewalls of the first and second doped layers, the MQW active layer, and the horizontal surface of the second doped layer.

Description

This application is a U.S. National Stage application under 35 U.S.C. section 371 of PCT Application No. PCT/CN2008/000581, entitled “SEMICONDUCTOR LIGHT-EMITTING DEVICE WITH DOUBLE-SIDED PASSIVATION,” by inventors Fengyi Jiang, Junlin Liu, and Li Wang, filed 25 Mar. 2008.
BACKGROUND
1. Field of the Invention
The present invention relates to the design of semiconductor light-emitting devices. More specifically, the present invention relates to novel semiconductor light-emitting devices with double-sided passivation that effectively reduces the leakage current and enhances the device reliability.
2. Related Art
Solid-state lighting is expected to bring the next wave of illumination technology. High-brightness light-emitting diodes (HB-LEDs) are emerging in an increasing number of applications, from serving as the light source for display devices to replacing light bulbs for conventional lighting. Typically, cost, efficiency, and brightness are the three foremost metrics for determining the commercial viability of LEDs.
An LED produces light from an active region which is “sandwiched” between a positively doped layer (p-type doped layer) and a negatively doped layer (n-type doped layer). When the LED is forward-biased, the carriers, which include holes from the p-type doped layer and electrons from the n-type doped layer, recombine in the active region. In direct band-gap materials, this recombination process releases energy in the form of photons, or light, whose wavelength corresponds to the band-gap energy of the material in the active region.
To ensure high efficiency of an LED, it is desirable to have the carriers recombine only in the active region instead of other places such as the lateral surface of the LED. However, due to the abrupt termination of the crystal structure at the lateral surface of the LED, there are large numbers of recombination centers on such surface. In addition, the surface of an LED is very sensitive to its surrounding environment, which may lead to added impurities and defects. Environmentally induced damage can severely degrade the reliability and stability of an LED. In order to insulate an LED from various environmental factors, such as humidity, ion impurity, external electrical field, heat, etc., and to maintain the functionality and stability of the LED, it is important to pay special care to maintain the surface cleanness and to ensure reliable LED packaging. Moreover, it is also critical to protect the surface of an LED using surface passivation, which typically involves depositing a thin layer of non-reactive material on the surface of the LED.
FIG. 1 illustrates a traditional passivation method for an LED with a vertical-electrode configuration. In FIG. 1, from top down, a layer 100 is the passivation layer, a layer 102 the n-side (or p-side) electrode, a layer 104 the n-type (or p-type) doped semiconductor layer, a layer 106 the active layer based on a multi-quantum-well (MQW) structure, a layer 108 the p-type (or n-type) doped semiconductor layer, a layer 110 the p-side (or n-side) electrode, and a layer 112 is the substrate.
The passivation layer blocks the undesired carrier recombination at the LED surface. For the vertical-electrode LED structure shown in FIG. 1, surface recombination tends to occur on the sidewalls of the MQW active region 106. However, the sidewall coverage by a conventional passivation layer, for example, layer 100 shown in FIG. 1, is often non-ideal. The poor sidewall coverage is typically a result of standard thin-film deposition techniques, such as plasma-enhanced chemical vapor deposition (PECVD) and magnetron sputtering deposition. The quality of sidewall coverage by passivation layer is worsened for devices with steeper steps, such as devices with steps higher than 2 μm, which is the case for most vertical-electrode LEDs. Under such conditions, the passivation layer often contains a large number of pores, which can severely degrade its ability to block the surface recombination of carriers. An increased surface recombination rate in turn increases the amount of the reverse leakage current, which results in reduced efficiency and stability of the LED.
SUMMARY
One embodiment of the present invention provides a light-emitting device. The device includes a substrate, a first doped semiconductor layer situated above the substrate, a second doped semiconductor layer situated above the first doped semiconductor layer, and a multi-quantum-well (MQW) active layer situated between the first and the second doped semiconductor layers. The device also includes a first electrode coupled to the first doped semiconductor layer and a first passivation layer, which is situated between the first electrode and the first doped semiconductor layer in areas other than an ohmic-contact area. The first passivation layer substantially insulates the first electrode from edges of the first doped semiconductor layer, thereby reducing surface recombination. The device further includes a second electrode coupled to the second doped semiconductor layer and a second passivation layer which substantially covers the sidewalls of the first and second doped semiconductor layer, the MQW active layer, and part of the horizontal surface of the second doped semiconductor layer which is not covered by the second electrode.
In a variation on this embodiment, the substrate comprises at least one of the following materials: Cu, Cr, Si, and SiC.
In a variation on this embodiment, the first and/or second passivation layer comprises at least one of the following materials: SiOx, SiNx, and SiOxNy.
In a variation on this embodiment, the first doped semiconductor layer is a p-type doped semiconductor layer.
In a variation on this embodiment, the second doped semiconductor layer is an n-type doped semiconductor layer.
In a variation on this embodiment, the MQW active layer comprises GaN and InGaN.
In a variation on this embodiment, the first and second doped semiconductor layers are grown on a substrate with a predefined pattern comprising grooves and mesas.
In a variation on this embodiment, the first and/or second passivation layer is formed by one of the following processes: plasma-enhanced chemical vapor deposition (PECVD), magnetron sputtering deposition, and electron beam (e-beam) evaporation.
In a variation on this embodiment, the thickness of the first passivation layer is between 100 and 2,000 angstrom, and the thickness of the second passivation layer is between 300 and 10,000 angstrom.
In a variation on this embodiment, a substantial distance is present between the edge of the first electrode and the edge of other layers.
BRIEF DESCRIPTION OF THE FIGURES
FIG. 1 illustrates a traditional passivation method for an LED with a vertical-electrode configuration.
FIG. 2A illustrates part of a substrate with pre-patterned grooves and mesas in accordance with one embodiment of the present invention.
FIG. 2B illustrates the cross-section of a pre-patterned substrate in accordance with one embodiment of the present invention.
FIG. 3 presents a diagram illustrating the process of fabricating a light-emitting device with double-sided passivation in accordance with one embodiment of the present invention.
 DETAILED DESCRIPTION
The following description is presented to enable any person skilled in the art to make and use the invention, and is provided in the context of a particular application and its requirements. Various modifications to the disclosed embodiments will be readily apparent to those skilled in the art, and the general principles defined herein may be applied to other embodiments and applications without departing from the spirit and scope of the present invention. Thus, the present invention is not limited to the embodiments shown, but is to be accorded the widest scope consistent with the claims.
Overview
Embodiments of the present invention provide a method for fabricating an LED device with double-sided passivation. Two sides of passivation which cover both the top and bottom sides of the device can effectively reduce surface recombination of the carriers, resulting in improved reliability of the LED device. In one embodiment, instead of depositing only a single layer of passivation at the outer surface of the LED, two passivation layers (a top passivation layer and a bottom passivation layer) are deposited. The presence of the bottom passivation layer provides substantial insulation between the sidewalls of the p-type (or n-type) doped layer and the contact of the p-side (or n-side) electrode. Furthermore, because the bottom passivation layer is deposited on a horizontal surface rather than the vertical sidewalls of the layered semiconductor structure, this bottom passivation layer avoids the typical sidewall-coverage problem associated with common thin-film deposition techniques. Therefore, the bottom passivation layer often demonstrates a much better surface quality than that of a conventional single-sided passivation layer.
Preparing the Substrate
InGaAlN (InxGayAl1-x-yN, 0<=x<=1, 0<=y<=1) is one of the optimal materials for manufacturing short-wavelength light-emitting devices. In order to grow a crack-free multilayer InGaAlN structure on a conventional large-area substrate (such as a Si wafer) to facilitate the mass production of high-quality, low-cost, short-wavelength LEDs, a growth method that pre-patterns the substrate with grooves and mesas is introduced. Pre-patterning the substrate with grooves and mesas can effectively release the stress in the multilayer structure that is caused by lattice-constant and thermal-expansion-coefficient mismatches between the substrate surface and the multilayer structure.
FIG. 2A illustrates a top view of a part of a substrate with a pre-etched pattern using photo lithographic and plasma etching techniques in accordance with one embodiment of the present invention. Square mesas 200 and grooves 202 are the result of the etching. FIG. 2B more clearly illustrates the structure of mesas and grooves by showing a cross-section of the pre-patterned substrate along a horizontal line AA′ in FIG. 2A in accordance with one embodiment. As seen in FIG. 2B, the sidewalls of grooves 204 effectively form the sidewalls of the isolated mesa structures, such as mesa 206, and partial mesas 208 and 210. Each mesa defines an independent surface area for growing a respective semiconductor device.
Note that it is possible to apply different lithographic and etching techniques to form the grooves and mesas on the semiconductor substrate. Also note that other than forming square mesas 200 as shown in FIG. 2A, alternative geometries can be formed by changing the patterns of grooves 202. Some of these alternative geometries can include, but are not limited to: triangle, rectangle, parallelogram, hexagon, circle, or other non-regular shapes.
Fabricating the Light-Emitting Device with Double-Sided Passivation
FIG. 3 presents a diagram illustrating the process of fabricating a light-emitting device with double-sided passivation in accordance with one embodiment of the present invention. In operation A, after a pre-patterned substrate with grooves and mesas is prepared, an InGaAlN multilayer structure can be formed using various growth techniques, which can include but are not limited to Metalorganic Chemical Vapor Deposition (MOCVD). The fabricated LED structure can include a substrate 302, which can be a Si wafer, an n-type doped semiconductor layer 304, which can be a Si doped GaN layer, an active layer 306, which can be a GaN/InGaN MQW structure, and a p-type doped semiconductor layer 308, which can be a Mg doped GaN layer. Note that it is possible to reverse the sequence of the growth between the p-type layer and n-type layer.
In operation B, a first (bottom) passivation layer 310 is deposited on the top of the p-type doped semiconductor layer. Materials that can be used to form bottom passivation layer 310 include, but are not limited to: silicon oxide (SiOx), silicon nitride (SiNx), and silicon oxynitride (SiOxNy). Various thin-film deposition techniques, such as PECVD and magnetron sputtering deposition, can be used to deposit bottom passivation layer 310. The thickness of the bottom passivation layer can fall between 100 and 2,000 angstroms. In one embodiment, the bottom passivation layer is approximately 500 angstroms thick. The figure corresponding to operation B shows the cross-section after the deposition of the bottom passivation layer 310.
In order to make room for an ohmic contact between the p-type doped semiconductor layer and an electrode (the p-side electrode), in operation C, photolithographic and etching techniques are applied to etch off part of passivation layer 312. In one embodiment, the area to be etched off is selected such that both a sufficient area for electrical contact and a sufficient distance between the p-side electrode and edges of the device can be attained.
In operation D, after the etching of bottom passivation layer 312, a metal layer 314 is deposited above the multilayer structure 316 to form an electrode. If the top layer of the multilayered structure is p-type doped material, then the electrode is a p-side electrode. The p-side electrode may include several types of metal such as nickel (Ni), gold (Au), platinum (Pt), and an alloy thereof. Metal layer 314 can be deposited using an evaporation technique such as electro-beam (e-beam) evaporation.
In operation E, multilayer structure 316 is flipped upside down to bond with a supporting conductive structure 318. Note that, in one embodiment, supporting conductive structure 318 includes a supporting substrate 320 and a bonding layer 322. In addition, a layer of bonding metal can be deposited on metal layer 314 to facilitate the bonding process. Supporting substrate layer 320 is conductive and may include silicon (Si), copper (Cu), silicon carbide (SiC), chromium (Cr), and other materials. Bonding layer 322 may include gold (Au). FIG. 4F illustrates the multilayer structure after boding.
After bonding, in operation G, substrate 302 is removed. Techniques that can be used for the removal of the substrate layer 302 can include, but are not limited to: mechanical grinding, dry etching, chemical etching, and any combination of the above methods. In one embodiment, the removal of substrate 302 is completed by employing a chemical etching process, which involves submerging the multilayer structure in a solution based on hydrofluoric acid, nitric acid, and acetic acid. Note that supporting substrate layer 320 can be optionally protected from this chemical etching.
In operation H, the edge of the multilayer structure is removed to reduce surface recombination centers and ensure high material quality throughout the entire device. However, if the growth procedure can guarantee a good edge quality of the multilayer structure, then this edge removal operation can be optional.
In operation I, after the edge removal, another electrode 324 is formed on top of the multilayer structure. Note that, because multilayer structure 312 was flipped upside down during the wafer bonding process, the top layer is now the n-type doped semiconductor. Thus, the newly formed electrode is the n-side electrode. The metal composition and the forming process of the n-side electrode can be similar to that of the p-side electrode.
In operation J, a second (or top) passivation layer 326 is deposited. Materials that can be used to form the top passivation layer include, but are not limited to, the following: SiOx, SiNx, and SiOxNy. Note that, one can choose either the same or different materials to form the top and bottom passivation layers. Various thin-film deposition techniques, such as PECVD and magnetron sputtering deposition, can be used to deposit the top passivation layer. The thickness of the top passivation layer can be between 300 and 10,000 angstroms. In one embodiment, the top passivation layer has a thickness of approximately 2,000 angstroms.
In operation K, photolithographic patterning and etching are applied to top passivation layer 326 to expose the n-side electrode.
EXAMPLES
In one embodiment, a conventional substrate is patterned and etched to form individual mesas. Each mesa has a size of approximately 300×300 μm2. A 500-angstrom-thick SiO2 layer forms the bottom passivation layer, and a 2,000-angstrom-thick SiO2 layer forms the top passivation layer. After etching, the size of the p-side electrode is approximately 250×250 μm2. The top surface area of the device after edge removal is approximately 280×280 μm2.
In one embodiment, each mesa has a size of approximately 300×300 μm2. A 500-angstrom-thick SiO2 layer forms the bottom passivation layer, and a 2,000-angstrom-thick SiNx layer forms the top passivation layer. After etching, the size of the p-side electrode is approximately 250×250 μm2. The top surface area of the device after edge removal is approximately 280×280 μm2.
In one embodiment, each mesa has a size of approximately 300×300 μm2. A 100-angstrom-thick SiNx layer forms the bottom passivation layer, and a 5,000-angstrom-thick SiNx layer forms the top passivation layer. After etching, the size of the p-side electrode is approximately 260×260 μm2. The top surface area of the device after edge removal is approximately 280×280 μm2.
In one embodiment, each mesa has a size of approximately 300×300 μm2. A 1,000-angstrom-thick SiNx layer forms the bottom passivation layer, and a 500-angstrom-thick SiO2 layer forms the top passivation layer. After etching, the size of the p-side electrode is approximately 230×230 μm2. The top surface area of the device after edge removal is approximately 280×280 μm2.
In one embodiment, each mesa has a size of approximately 300×300 μm2. A 500-angstrom-thick SiO2 layer forms the bottom passivation layer, and a 10,000-angstrom-thick SiO2 layer forms the top passivation layer. After etching, the size of the p-side electrode is approximately 230×230 μm2. The top surface area of the device after edge removal is approximately 280×280 μm2.
The foregoing descriptions of embodiments of the present invention have been presented only for purposes of illustration and description. They are not intended to be exhaustive or to limit the present invention to the forms disclosed. Accordingly, many modifications and variations will be apparent to practitioners skilled in the art. Additionally, the above disclosure is not intended to limit the present invention. The scope of the present invention is defined by the appended claims.

Claims (20)

1. A semiconductor light-emitting device, comprising:
a substrate;
a first doped semiconductor layer situated above the substrate;
a second doped semiconductor layer situated above the first doped semiconductor layer;
a multi-quantum-well (MQW) active layer situated between the first and the second doped semiconductor layers; and
a first electrode coupled to the first doped semiconductor layer;
a first passivation layer, which is situated between the first electrode and the first doped semiconductor layer in areas other than an ohmic-contact area, wherein the first passivation layer substantially insulates the first electrode from the edges of the first doped semiconductor layer, thereby reducing surface recombination;
a second electrode coupled to the second doped semiconductor layer; and
a second passivation layer which substantially covers the sidewalls of the first and second doped semiconductor layer, the MQW active layer, and part of the horizontal surface of the second doped semiconductor layer which is not covered by the second electrode.
2. The semiconductor light-emitting device of claim 1,
wherein the substrate comprises at least one of the following materials:
Cu,
Cr,
Si, and
SiC.
3. The semiconductor light-emitting device of claim 1,
wherein the first and/or second passivation layer comprises at least one of the following materials:
silicon oxide (SiOx),
silicon nitride (SiNx), and
silicon oxynitride (SiOxNy).
4. The semiconductor light-emitting device of claim 1,
wherein the first doped semiconductor layer is a p-type doped semiconductor layer.
5. The semiconductor light-emitting device of claim 1,
wherein the second doped semiconductor layer is an n-type doped semiconductor layer.
6. The semiconductor light-emitting device of claim 1,
wherein the MQW active layer comprises GaN and InGaN.
7. The semiconductor light-emitting device of claim 1,
wherein the first and second doped semiconductor layers are grown on a substrate with a pre-defined pattern of grooves and mesas.
8. The semiconductor light-emitting device of claim 1,
wherein the first and/or second passivation layer is formed by at least one of the following processes:
plasma-enhanced chemical vapor deposition (PECVD),
magnetron sputtering deposition, or
electro-beam (e-beam) evaporation.
9. The semiconductor light-emitting device of claim 1,
wherein the thickness of the first passivation layer is between 100 and 2000 angstroms, and wherein the thickness of the second passivation layer is between 300 and 10,000 angstroms.
10. The semiconductor light-emitting device of claim 1,
wherein a substantial distance is present between the edge of the first electrode and the edge of other layers.
11. A method for fabricating a semiconductor light-emitting device, the method comprising:
growing a multilayer semiconductor structure on a first substrate, wherein the multilayer semiconductor structure comprises a first doped semiconductor layer, an MQW active layer, and a second doped semiconductor layer;
forming a first passivation layer, which substantially insulates the edges of the first doped semiconductor from a subsequently grown first electrode;
forming a first electrode, which is coupled to the first doped semiconductor layer;
bonding the multilayer structure to a second substrate;
removing the first substrate;
forming a second electrode, which is coupled to the second doped semiconductor layer; and
forming a second passivation layer, which substantially covers the sidewalls of first and second doped semiconductor layers, the MQW active layer, and part of the surface of the second doped semiconductor layer which is not covered by the second electrode.
12. The method of claim 11,
wherein the second substrate comprises at least one of the following materials:
Cu,
Cr,
Si, and
SiC.
13. The method of claim 11,
wherein the first and/or second passivation layers comprise at least one of the following materials:
silicon oxide (SiOx),
silicon nitride (SiNx), and
silicon oxynitride (SiOxNy).
14. The method of claim 11,
wherein the first doped semiconductor layer is a p-type doped semiconductor layer.
15. The method of claim 11,
wherein the second doped semiconductor layer is an n-type doped semiconductor layer.
16. The method of claim 11,
wherein the MQW active layer comprises GaN and InGaN.
17. The method of claim 11,
wherein the first substrate comprises a pre-defined pattern of grooves and mesas.
18. The method of claim 11,
wherein the first and/or second passivation layers are formed by one of the following processes:
plasma-enhanced chemical vapor deposition (PECVD),
magnetron sputtering deposition, and
e-beam deposition.
19. The method of claim 11,
wherein the thickness of the first passivation layer is between 100 and 2,000 angstrom, and wherein the thickness of the second passivation layer is between 300 and 10,000 angstrom.
20. The method of claim 11,
wherein a substantial distance is present between the edge of the first electrode and the edge of the multilayer structure.
US12/093,508 2008-03-25 2008-03-25 Semiconductor light-emitting device with double-sided passivation Active US7943942B2 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2008/000581 WO2009117845A1 (en) 2008-03-25 2008-03-25 Semiconductor light-emitting device with double-sided passivation

Publications (2)

Publication Number Publication Date
US20110001120A1 US20110001120A1 (en) 2011-01-06
US7943942B2 true US7943942B2 (en) 2011-05-17

Family

ID=41112905

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/093,508 Active US7943942B2 (en) 2008-03-25 2008-03-25 Semiconductor light-emitting device with double-sided passivation

Country Status (6)

Country Link
US (1) US7943942B2 (en)
EP (1) EP2257997A4 (en)
JP (1) JP2011517851A (en)
KR (1) KR20110006652A (en)
CN (1) CN102017193B (en)
WO (1) WO2009117845A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090239324A1 (en) * 2008-03-21 2009-09-24 Stanley Electric Co., Ltd. Method for manufacturing semiconductor device using separable support body
US9263652B2 (en) 2013-03-11 2016-02-16 Samsung Electronics Co., Ltd. Semiconductor light-emitting device
US10580938B2 (en) 2015-11-19 2020-03-03 Osram Oled Gmbh Light-emitting diode chip, and method for manufacturing a light-emitting diode chip
US20210044088A1 (en) * 2018-03-19 2021-02-11 Sony Corporation Semiconductor light-emitting device and method of manufacturing semiconductor light-emitting device

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20110006652A (en) * 2008-03-25 2011-01-20 라티스 파워(지앙시) 코포레이션 Semiconductor light-emitting device with double-sided passivation
KR20090119596A (en) 2008-05-16 2009-11-19 엘지이노텍 주식회사 Semiconductor light emitting device and fabrication method thereof
KR101072034B1 (en) 2009-10-15 2011-10-10 엘지이노텍 주식회사 Semiconductor light emitting device and fabrication method thereof
KR101081193B1 (en) 2009-10-15 2011-11-07 엘지이노텍 주식회사 Semiconductor light emitting device and fabrication method thereof
KR101014013B1 (en) * 2009-10-15 2011-02-10 엘지이노텍 주식회사 Semiconductor light emitting device and fabrication method thereof
KR101182920B1 (en) 2010-07-05 2012-09-13 엘지이노텍 주식회사 Light emitting device and fabrication method thereof
US8563334B2 (en) * 2010-09-14 2013-10-22 Tsmc Solid State Lighting Ltd. Method to remove sapphire substrate
US8754424B2 (en) 2011-08-29 2014-06-17 Micron Technology, Inc. Discontinuous patterned bonds for semiconductor devices and associated systems and methods
US9076923B2 (en) * 2012-02-13 2015-07-07 Epistar Corporation Light-emitting device manufacturing method
JP2012169667A (en) * 2012-05-11 2012-09-06 Toshiba Corp Semiconductor light-emitting device and method of manufacturing the same
US9105813B1 (en) * 2014-05-30 2015-08-11 Mikro Mesa Technology Co., Ltd. Micro-light-emitting diode
KR102412409B1 (en) * 2015-10-26 2022-06-23 엘지전자 주식회사 Display device using semiconductor light emitting device and method for manufacturing the same
CN110943149A (en) * 2019-12-20 2020-03-31 佛山市国星半导体技术有限公司 Anti-hydrolysis red light LED chip and manufacturing method thereof

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5925896A (en) 1996-03-08 1999-07-20 Nec Corporation Surface-emitting semiconductor optical device
US6744196B1 (en) 2002-12-11 2004-06-01 Oriol, Inc. Thin film LED
US20050006664A1 (en) 2001-03-27 2005-01-13 Matsushita Electric Industrial Co., Ltd. Semisonductor device
US6893889B2 (en) * 2003-06-24 2005-05-17 Samsung Electro-Mechanics Co., Ltd. Method for manufacturing gallium nitride-based semiconductor light emitting device
US6900472B2 (en) * 1997-12-15 2005-05-31 Lumileds Lighting U.S., Llc Semiconductor light emitting device having a silver p-contact
US6992318B2 (en) * 2003-08-04 2006-01-31 Samsung Electronics Co., Ltd. Semiconductor device having superlattice semiconductor layer and method of manufacturing the same
US7195944B2 (en) * 2005-01-11 2007-03-27 Semileds Corporation Systems and methods for producing white-light emitting diodes
WO2007036164A1 (en) 2005-09-30 2007-04-05 Lattice Power (Jiangxi) Corporation Semiconductor light-emitting device and method for making same
US20070090378A1 (en) 2005-10-17 2007-04-26 Lee Hyuk M Nitride-based semiconductor light emitting diode
US7250633B2 (en) * 2005-01-19 2007-07-31 Samsung Electro-Mechanics Co., Ltd. Gallium nitride-based light emitting device having ESD protection capacity and method for manufacturing the same
US7432119B2 (en) * 2005-01-11 2008-10-07 Semileds Corporation Light emitting diode with conducting metal substrate
WO2009117845A1 (en) * 2008-03-25 2009-10-01 Lattice Power (Jiangxi) Corporation Semiconductor light-emitting device with double-sided passivation
WO2010002070A1 (en) * 2008-06-30 2010-01-07 Korea Institute Of Oriental Medicine Method for grouping 3d models to classify constitution
WO2010020067A1 (en) * 2008-08-19 2010-02-25 Lattice Power (Jiangxi) Corporation Semiconductor light-emitting device with passivation layer
US7741632B2 (en) * 2007-04-29 2010-06-22 Lattice Power (Jiangxi) Corporation InGaAIN light-emitting device containing carbon-based substrate and method for making the same

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100405619C (en) * 2002-01-28 2008-07-23 日亚化学工业株式会社 Nitride semiconductor element with a supporting substrate and a method for producing a nitride semiconductor element
JP4325232B2 (en) * 2003-03-18 2009-09-02 日亜化学工業株式会社 Nitride semiconductor device
JP2005203604A (en) * 2004-01-16 2005-07-28 Toyoda Gosei Co Ltd Nitride-based iii group compound semiconductor light element
US7964884B2 (en) * 2004-10-22 2011-06-21 Seoul Opto Device Co., Ltd. GaN compound semiconductor light emitting element and method of manufacturing the same
CN1697205A (en) * 2005-04-15 2005-11-16 南昌大学 Method for preparing film of indium-gallium-aluminum-nitrogen on silicon substrate and light emitting device
CN100483755C (en) * 2005-11-17 2009-04-29 上海蓝光科技有限公司 High power LED flip-chip and its manufacturing method
JP2007184503A (en) * 2006-01-10 2007-07-19 Mitsubishi Chemicals Corp Semiconductor member and manufacturing method thereof
CN100362673C (en) * 2006-01-18 2008-01-16 北京工业大学 Surface inativating method for improving semiconductor LED extracting efficiency
CN100479207C (en) * 2006-01-24 2009-04-15 北京太时芯光科技有限公司 LED with high light extracting efficiency and preparing method thereof

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5925896A (en) 1996-03-08 1999-07-20 Nec Corporation Surface-emitting semiconductor optical device
US6900472B2 (en) * 1997-12-15 2005-05-31 Lumileds Lighting U.S., Llc Semiconductor light emitting device having a silver p-contact
US20050006664A1 (en) 2001-03-27 2005-01-13 Matsushita Electric Industrial Co., Ltd. Semisonductor device
US6744196B1 (en) 2002-12-11 2004-06-01 Oriol, Inc. Thin film LED
US6893889B2 (en) * 2003-06-24 2005-05-17 Samsung Electro-Mechanics Co., Ltd. Method for manufacturing gallium nitride-based semiconductor light emitting device
US6992318B2 (en) * 2003-08-04 2006-01-31 Samsung Electronics Co., Ltd. Semiconductor device having superlattice semiconductor layer and method of manufacturing the same
US7195944B2 (en) * 2005-01-11 2007-03-27 Semileds Corporation Systems and methods for producing white-light emitting diodes
US7432119B2 (en) * 2005-01-11 2008-10-07 Semileds Corporation Light emitting diode with conducting metal substrate
US7250633B2 (en) * 2005-01-19 2007-07-31 Samsung Electro-Mechanics Co., Ltd. Gallium nitride-based light emitting device having ESD protection capacity and method for manufacturing the same
WO2007036164A1 (en) 2005-09-30 2007-04-05 Lattice Power (Jiangxi) Corporation Semiconductor light-emitting device and method for making same
US20070090378A1 (en) 2005-10-17 2007-04-26 Lee Hyuk M Nitride-based semiconductor light emitting diode
US7741632B2 (en) * 2007-04-29 2010-06-22 Lattice Power (Jiangxi) Corporation InGaAIN light-emitting device containing carbon-based substrate and method for making the same
WO2009117845A1 (en) * 2008-03-25 2009-10-01 Lattice Power (Jiangxi) Corporation Semiconductor light-emitting device with double-sided passivation
WO2010002070A1 (en) * 2008-06-30 2010-01-07 Korea Institute Of Oriental Medicine Method for grouping 3d models to classify constitution
WO2010020067A1 (en) * 2008-08-19 2010-02-25 Lattice Power (Jiangxi) Corporation Semiconductor light-emitting device with passivation layer

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090239324A1 (en) * 2008-03-21 2009-09-24 Stanley Electric Co., Ltd. Method for manufacturing semiconductor device using separable support body
US8338202B2 (en) * 2008-03-21 2012-12-25 Stanley Electric Co., Ltd. Method for manufacturing semiconductor device using separable support body
US9263652B2 (en) 2013-03-11 2016-02-16 Samsung Electronics Co., Ltd. Semiconductor light-emitting device
US10580938B2 (en) 2015-11-19 2020-03-03 Osram Oled Gmbh Light-emitting diode chip, and method for manufacturing a light-emitting diode chip
US20210044088A1 (en) * 2018-03-19 2021-02-11 Sony Corporation Semiconductor light-emitting device and method of manufacturing semiconductor light-emitting device
US11929591B2 (en) * 2018-03-19 2024-03-12 Sony Corporation Semiconductor light-emitting device and method of manufacturing semiconductor light-emitting device

Also Published As

Publication number Publication date
CN102017193A (en) 2011-04-13
KR20110006652A (en) 2011-01-20
US20110001120A1 (en) 2011-01-06
EP2257997A1 (en) 2010-12-08
EP2257997A4 (en) 2014-09-17
WO2009117845A1 (en) 2009-10-01
JP2011517851A (en) 2011-06-16
CN102017193B (en) 2012-05-30

Similar Documents

Publication Publication Date Title
US7943942B2 (en) Semiconductor light-emitting device with double-sided passivation
US20110147704A1 (en) Semiconductor light-emitting device with passivation layer
EP2860779B1 (en) Vertical-structure light-emitting device
US20110140081A1 (en) Method for fabricating semiconductor light-emitting device with double-sided passivation
US20110133159A1 (en) Semiconductor light-emitting device with passivation in p-type layer
KR101115571B1 (en) GaN compound semiconductor light emitting element

Legal Events

Date Code Title Description
AS Assignment

Owner name: LATTICE POWER (JIANGXI) CORPORATION, CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JIANG, FENGYI;LIU, JUNLIN;WANG, LI;SIGNING DATES FROM 20080507 TO 20090508;REEL/FRAME:023159/0036

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2552)

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2553); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

Year of fee payment: 12

AS Assignment

Owner name: LATTICEPOWER CORPORATION LIMITED, CHINA

Free format text: CHANGE OF NAME;ASSIGNOR:LATTICE POWER (JIANGXI) CORPORATION;REEL/FRAME:063407/0890

Effective date: 20230307