US6630846B2 - Modified charge recycling differential logic - Google Patents

Modified charge recycling differential logic Download PDF

Info

Publication number
US6630846B2
US6630846B2 US10/022,258 US2225801A US6630846B2 US 6630846 B2 US6630846 B2 US 6630846B2 US 2225801 A US2225801 A US 2225801A US 6630846 B2 US6630846 B2 US 6630846B2
Authority
US
United States
Prior art keywords
transistor
charge recycling
differential logic
logic circuit
recycling differential
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US10/022,258
Other versions
US20030117178A1 (en
Inventor
Swee Yew Choe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oracle America Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Priority to US10/022,258 priority Critical patent/US6630846B2/en
Assigned to SUN MICROSYSTEMS, INC. reassignment SUN MICROSYSTEMS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHOE, SWEE YEW
Publication of US20030117178A1 publication Critical patent/US20030117178A1/en
Application granted granted Critical
Publication of US6630846B2 publication Critical patent/US6630846B2/en
Assigned to Oracle America, Inc. reassignment Oracle America, Inc. MERGER AND CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: Oracle America, Inc., ORACLE USA, INC., SUN MICROSYSTEMS, INC.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0019—Arrangements for reducing power consumption by energy recovery or adiabatic operation

Definitions

  • the present invention relates generally to logic circuits and, more particularly, to charge recycling differential logic circuits.
  • FIG. 1A shows a prior art charge recycling differential logic circuit 100 A and associated prior art control circuit 100 B.
  • prior art charge recycling differential logic circuit 100 A required six transistors: PFET 105 , PFET 107 , NFET 109 , NFET 115 , NFET 117 and NFET 121 .
  • Prior art charge recycling differential logic circuit 100 A also included differential logic 123 with control variable inputs 151 and 153 , pass variable inputs 155 and 157 , output 111 and outBar 113 .
  • PFET 105 and PFET 107 of prior art charge recycling differential logic circuit 100 A included back biasing inputs 131 and 133 having a voltage Vbb applied.
  • prior art charge recycling differential logic circuit 100 A also required control circuit 100 B.
  • Control circuit 100 B included three additional transistors: PFET 137 ; PFET 135 ; and NFET 139 .
  • Prior art control circuit 100 B also included an enable out signal (eout) at terminal 143 . According to the prior art, the control signal eout, at terminal 143 was supplied to a prior art charge recycling differential logic circuit 100 A as control signal ein at terminal 119 as discussed below.
  • prior art charge recycling differential logic circuit 100 A and associated prior art control circuit 100 B are shown separately for simplicity and clarity. However, in practice prior art charge recycling differential logic circuit 100 A and associated prior art control circuit 100 B are combined in a single circuit.
  • FIG. 1B shows one combination of prior art charge recycling differential logic circuit 100 A and associated prior art control circuit 100 B into the resulting prior art charge recycling differential logic circuit 100 C. As shown in FIG. 1B, prior art charge recycling differential logic circuit 100 C required nine transistors: PFET 105 , PFET 107 , NFET 109 , NFET 115 , NFET 117 , NFET 121 , PFET 137 ; PFET 135 ; and NFET 139 .
  • Prior art charge recycling differential logic circuit 100 C also included differential logic 123 with control variable inputs 151 and 153 , pass variable inputs 155 and 157 , output 111 and outBar 113 .
  • PFET 105 and PFET 107 of prior art charge recycling differential logic circuit 100 C included back biasing inputs 131 and 133 having a voltage Vbb applied.
  • Prior art charge recycling differential logic circuit 100 C also included an enable out signal (eout) at terminal 143 .
  • the control signal eout, at terminal 143 was supplied to a following prior art charge recycling differential logic circuit (not shown) as control signal ein at a corresponding input terminal as discussed below.
  • prior art charge recycling differential logic circuit 100 C required an enable in (ein) signal, coupled to the gate of NFET 121 .
  • the control signal ein was supplied by a prior art control circuit, similar to prior art control circuit 100 B in FIG. 1A, of the previous stage.
  • prior art control circuit 100 B and control signal ein was necessitated to ensure that each prior art charge recycling differential logic circuit 100 C switched or “fired” only after it had received an input from the previous stage.
  • each prior art charge recycling differential logic circuit 100 C required prior art control circuit 100 B to ensure that each prior art charge recycling differential logic circuit 100 C switched or “fired” only after it had received an input from the previous stage.
  • prior art control circuit 100 B added significant complexity to prior art charge recycling differential logic circuit 100 C, requiring at least three additional transistors and several circuit lines. Consequently, prior art charge recycling differential logic circuit 100 C required significant additional components and space. This, in turn, meant that prior art charge recycling differential logic circuit 100 C required more silicon, a more complex design, more components to potentially fail and more components to produce heat.
  • prior art control circuit 100 B not only added complexity to prior art charge recycling differential logic circuits 100 C, but it also loaded the output nodes 111 and 113 of prior art charge recycling differential logic circuit 100 C and drew current from output nodes 111 and 113 of prior art charge recycling differential logic circuit 100 C to charge the control signal ein.
  • prior art control circuit 100 B were made small, the control signal ein was slow, and this slowed down the operation of prior art charge recycling differential logic circuit 100 C. Consequently, there was pressure to increase the size of prior art control circuit 100 B.
  • Increasing the size of prior art control circuit 100 B to speed up the control signal ein also increased the loading on the output nodes 111 and 113 of prior art charge recycling differential logic circuit 100 C and therefore slowed down the evaluation of logic 123 .
  • the prior art control circuitry is eliminated.
  • the clocked charge recycling differential logic circuit of the invention is instead activated from a delayed clock.
  • a delayed clock is provided for each clocked charge recycling differential logic circuit of the invention.
  • Each delayed clock is timed to at least the delay of the previous clocked charge recycling differential logic circuit. Consequently, according to the invention, a delay time is introduced to ensure each clocked charge recycling differential logic circuit of the invention is switched or “fired” only after it has received an input from the previous clocked charge recycling differential logic circuit.
  • clocked charge recycling differential logic circuits do not require the significant additional components used in the prior art. This, in turn, means that the clocked charge recycling differential logic circuits of the invention require less space, are simpler, dissipate less heat and have fewer components to potentially fail.
  • clocked charge recycling differential logic circuits of the invention eliminate the loading of the output nodes of the charge recycling differential logic circuit since there is no control signal ein, and therefore no prior art control circuits to draw current from the output nodes to charge the control signal ein.
  • one embodiment of the invention is a cascaded chain of clocked charge recycling differential logic circuits.
  • the chain includes a first clocked charge recycling differential logic circuit.
  • the first clocked charge recycling differential logic circuit includes: a first clocked charge recycling differential logic circuit clock input terminal; at least one first clocked charge recycling differential logic circuit data input terminal; and at least one first clocked charge recycling differential logic circuit data output terminal.
  • the cascaded chain also includes a second clocked charge recycling differential logic circuit.
  • the second clocked charge recycling differential logic circuit includes: a second clocked charge recycling differential logic circuit clock input terminal; at least one second clocked charge recycling differential logic circuit data input terminal; and at least one second clocked charge recycling differential logic circuit data output terminal.
  • the at least one first clocked charge recycling differential logic circuit data output terminal is coupled to the at least one second clocked charge recycling differential logic circuit data input terminal to form the chain.
  • a first clock signal is coupled to the first clocked charge recycling differential logic circuit clock input terminal and a second clock signal is coupled to the second clocked charge recycling differential logic circuit clock input terminal.
  • the second clock signal is delayed with respect to the first clock signal by a predetermined delay time.
  • a delay circuit is coupled between the first clocked charge recycling differential logic circuit clock input terminal and the second clocked charge recycling differential logic circuit clock input terminal to provide the predetermined delay time.
  • One embodiment of the invention is a clocked charge recycling differential logic circuit that includes a clocked charge recycling differential logic circuit out terminal and a clocked charge recycling differential logic circuit outBar terminal.
  • the clocked charge recycling differential logic circuit also includes a first node, the first node is coupled to a first supply voltage.
  • the clocked charge recycling differential logic circuit also includes a first transistor, the first transistor including a first transistor first flow electrode, a first transistor second flow electrode and a first transistor control electrode.
  • the first node is coupled to the first transistor first flow electrode and the first transistor second flow electrode is coupled to the clocked charge recycling differential logic circuit out terminal.
  • the first transistor also includes a back bias input terminal having a back bias voltage thereon.
  • the clocked charge recycling differential logic circuit also includes a second transistor, the second transistor including a second transistor first flow electrode, a second transistor second flow electrode and a second transistor control electrode.
  • the first node is coupled to the second transistor first flow electrode and the second transistor second flow electrode is coupled to the clocked charge recycling differential logic circuit outBar terminal.
  • the clocked charge recycling differential logic circuit also includes a third transistor, the third transistor including a third transistor first flow electrode, a third transistor second flow electrode and a third transistor control electrode.
  • the first transistor control electrode is coupled to the third transistor first flow electrode and the clocked charge recycling differential logic circuit outBar terminal.
  • the second transistor control electrode is coupled to the third transistor second flow electrode and the clocked charge recycling differential logic circuit out terminal.
  • the third transistor control electrode is coupled to the clock signal.
  • the clocked charge recycling differential logic circuit also includes a fourth transistor, the fourth transistor including a fourth transistor first flow electrode, a fourth transistor second flow electrode and a fourth transistor control electrode.
  • the first transistor second flow electrode is coupled to the fourth transistor first flow electrode.
  • the fourth transistor second flow electrode is coupled to a second node.
  • the fourth transistor control electrode is coupled to the third transistor first flow electrode and the clocked charge recycling differential logic circuit outbar terminal.
  • the clocked charge recycling differential logic circuit also includes a fifth transistor, the fifth transistor including a fifth transistor first flow electrode, a fifth transistor second flow electrode and a fifth transistor control electrode.
  • the second transistor second flow electrode is coupled to the fifth transistor first flow electrode.
  • the fifth transistor second flow electrode is coupled to the second node.
  • the fifth transistor control electrode is coupled to the third transistor second flow electrode and the clocked charge recycling differential logic circuit out terminal.
  • the clocked charge recycling differential logic circuit also includes a sixth transistor, the sixth transistor including a sixth transistor first flow electrode, a sixth transistor second flow electrode and a sixth transistor control electrode.
  • the sixth transistor first flow electrode is coupled to the second node and the sixth transistor second flow electrode is coupled to a second supply voltage.
  • a delayed clock signal is coupled to the sixth transistor control electrode of the clocked charge recycling differential logic circuit.
  • the clocked charge recycling differential logic circuit also includes a logic block, the logic block including at least one logic block control variable input terminal, a logic block out terminal and a logic block outBar terminal.
  • the logic block out terminal is coupled to the clocked charge recycling differential logic circuit out terminal and the logic block outBar terminal is coupled to the clocked charge recycling differential logic circuit outBar terminal.
  • the method and apparatus of the invention for creating charge recycling differential logic does not require the complex control circuitry of prior art charge recycling differential logic circuits and is therefore simpler, saves space and is more reliable than prior art charge recycling differential logic circuits.
  • the clocked charge recycling differential logic circuits of the invention are better suited to the present electronics market that stresses portability, compact size, lightweight and the capability for prolonged remote operation.
  • FIG. 1A shows a schematic diagram of a prior art charge recycling differential logic circuit and associated prior art control circuit
  • FIG. 1B shows one combination of prior art charge recycling differential logic circuit and associated prior art control circuit into a resulting prior art charge recycling differential logic circuit.
  • FIG. 2 shows a schematic diagram of one embodiment of a clocked charge recycling differential logic circuit designed according to the principles of the present invention
  • FIG. 3 shows one embodiment of a cascaded chain of clocked charge recycling differential logic circuits according to the principles of the present invention
  • FIG. 4 is a one embodiment of a timing diagram for the cascaded chain of clocked charge recycling differential logic circuits of the invention shown in FIG. 3 .
  • the prior art control circuitry ( 100 B in FIG. 1A) is eliminated and the clocked charge recycling differential logic circuits ( 200 in FIG. 2, 300 A, 300 B, 300 C and 300 N in FIG. 3) of the invention are activated instead from a delayed clock signal (CLKi 227 in FIG. 2; CLKA 361 , CLKB 371 , CLKC 381 and CLKN 391 in FIG. 3; and CLKA 461 , CLKB 471 , CLKC 481 and CLKD 490 in FIG. 4 ).
  • a delayed clock signal (CLKi 227 in FIG. 2; CLKA 361 , CLKB 371 , CLKC 381 and CLKN 391 in FIG. 3; and CLKA 461 , CLKB 471 , CLKC 481 and CLKD 490 in FIG. 4 ).
  • a delayed clock signal is provided for each clocked charge recycling differential logic circuit of the invention ( 300 A, 300 B, 300 C and 300 N in FIG. 3 ).
  • the delayed clock signals are, according to the invention, timed to at least the delay of the previous clocked charge recycling differential logic circuit. Consequently, according to the invention, a delay circuit ( 363 , 373 , 383 in FIG. 3) introduces a delay time ( 463 , 473 , and 483 in FIG. 4) between each clocked charge recycling differential logic circuit of the invention to introduce a delay time and ensure each clocked charge recycling differential logic circuit of the invention is switched or “fired” only after it has received an input from the previous clocked charge recycling differential logic circuit.
  • clocked charge recycling differential logic circuits do not require the significant additional components required in the prior art (control circuit 100 B in FIG. 1 A). This, in turn, means that clocked charge recycling differential logic circuits of the invention require less space, are simpler and have fewer components to potentially fail.
  • clocked charge recycling differential logic circuits of the invention also eliminate the loading of the output nodes ( 211 and 213 in FIG. 2, 311 A, 313 A, 311 B, 313 B, 311 C, 313 C, 311 N and 313 N in FIG. 3) of the charge recycling differential logic circuit since there are no control signals (ein in FIG. 1 A and FIG. 1B) and no prior art control circuits ( 100 B in FIG.
  • the clocked charge recycling differential logic circuits of the invention are better suited to the present electronics market that stresses portability, compact size, lightweight and the capability for prolonged remote operation.
  • FIG. 2 shows a schematic diagram of one embodiment of a clocked charge recycling differential logic circuit 200 designed according to the principles of the present invention.
  • clocked charge recycling differential logic circuit 200 includes a first supply voltage 202 coupled to a first node 201 .
  • First node 201 is coupled to both a source 206 , of a first transistor, PFET 205 and a source 208 , of a second transistor, PFET 207 .
  • the signal CLK is coupled to a control electrode or gate 229 of a third transistor, NFET 209 .
  • a control electrode or gate 216 of PFET 205 is coupled to a source 240 of NFET 209 and an outBar terminal 213 .
  • a control electrode or gate 214 of PFET 207 is coupled to a drain 238 of NFET 209 and an out terminal 211 .
  • a drain 210 of PFET 205 is coupled to out terminal 211 and a drain 212 , of PFET 207 is coupled to outBar terminal 213 .
  • Clocked charge recycling differential logic circuit 200 also includes a fourth transistor, NFET 215 including a drain 251 , a source 253 and a control electrode or gate 252 .
  • Drain 210 of PFET 205 is coupled to drain 251 of NFET 215 .
  • Source 253 of NFET 215 is coupled to a second node 255 .
  • Gate 252 of NFET 215 is coupled to source 240 of NFET 209 and the clocked charge recycling differential logic circuit outBar terminal 213 .
  • Clocked charge recycling differential logic circuit 200 also includes a fifth transistor, NFET 217 including a drain 259 , a source 257 and a control electrode or gate 258 .
  • Drain 212 of PFET 207 is coupled to drain 259 of NFET 217 .
  • Source 257 of NFET 217 is coupled to a second node 255 .
  • Gate 258 of NFET 217 is coupled to drain 238 of NFET 209 and out terminal 211 .
  • clocked charge recycling differential logic circuit 200 also includes a sixth transistor, NFET 270 , including a drain 218 , a source 221 and a control electrode or gate 227 .
  • Drain 218 of NFET 270 is coupled to second node 255 .
  • Source 221 of NFET 270 is coupled to a second supply voltage 271 .
  • a delayed clock signal CLKi is coupled to control electrode or gate 227 of NFET 270 .
  • the clocked charge recycling differential logic circuit also includes a logic block 223 .
  • logic block 223 is an NMOS pass transistor logic network including control variable input terminals 251 and 253 and pass variable input terminals 291 and 293 .
  • a logic block out terminal 278 is coupled to out terminal 211 and a logic block outBar terminal 279 is coupled to outBar terminal 213 .
  • logic block 223 includes any type of differential logic and/or circuitry used in the art including various logic gates, logic devices and circuits.
  • FIG. 2 A particular embodiment of a clocked charge recycling differential logic circuit 200 according to the invention is shown in FIG. 2 .
  • clocked charge recycling differential logic circuit 200 can be easily modified.
  • different transistors i.e., PFETs 205 and 207 or NFETs 209 , 215 , 217 and 270 can be used.
  • the NFETs and PFETS shown in FIG. 2 can be readily exchanged for PFETs and NFETs by reversing the polarities of the supply voltages 202 and 271 , or by other well known circuit modifications. Consequently, the clocked charge recycling differential logic circuit 200 that is shown in FIG. 2 is simply one embodiment of the invention used for illustrative purposes only and does not limit the present invention to that one embodiment of the invention.
  • the method and apparatus of the invention for creating clocked charge recycling differential logic circuits 200 does not require the complex control circuit 100 B (FIG. 1A) of prior art charge recycling differential logic circuits 100 C (FIG. 1B) and is therefore simpler, saves space and is more reliable than prior art charge recycling differential logic circuits 100 C.
  • the clocked charge recycling differential logic circuits 200 (FIG. 2) of the invention are better suited to the present electronics market that stresses portability, compact size, lightweight and the capability for prolonged remote operation.
  • a delayed clock signal must be provided for each clocked charge recycling differential logic circuit 200 of the invention.
  • the delayed clock signals are, according to the invention, timed to be at least the delay of the previous clocked charge recycling differential logic circuit 200 to ensure each clocked charge recycling differential logic circuit 200 of the invention is switched or “fired” only after it has received an input from the previous clocked charge recycling differential logic circuit 200 .
  • FIG. 3 shows one embodiment of a cascaded chain 301 of clocked charge recycling differential logic circuits 300 A, 300 B, 300 C and 300 N of the present invention.
  • Each clocked charge recycling differential logic circuit 300 A, 300 B, 300 C and 300 N represents a stage in cascaded chain 301 .
  • each clocked charge recycling differential logic circuit 300 A, 300 B, 300 C and 300 N is similar to clocked charge recycling differential logic circuit 200 discussed above with respect to FIG. 2 .
  • clocked charge recycling differential logic circuit 300 A includes: a clock input terminal 327 A; an out terminal 311 A; and an outBar terminal 313 A.
  • Clocked charge recycling differential logic circuit 300 B includes: a clock input terminal 327 B; an input terminal 351 B, coupled to out terminal 311 A of clocked charge recycling differential logic circuit 300 A; an inputBar terminal 353 B, coupled to outBar terminal 313 A of clocked charge recycling differential logic circuit 300 A; an output terminal 311 B; and an outBar terminal 313 B.
  • clocked charge recycling differential logic circuit 300 C includes: a clock input terminal 327 C; an input terminal 351 C, coupled to output terminal 311 B of clocked charge recycling differential logic circuit 300 B; an inputBar terminal 353 C, coupled to outBar terminal 313 B of clocked charge recycling differential logic circuit 300 B; an output terminal 311 C; and an outBar terminal 313 C.
  • Clocked charge recycling differential logic circuit 300 N includes: a clock input terminal 327 N; an input terminal 351 N, coupled to an output terminal 311 N ⁇ 1 (not shown) of a clocked charge recycling differential logic circuit 300 N ⁇ 1 (not shown); an inputBar terminal 353 N, coupled to an outBar terminal 313 N ⁇ 1 (not shown) of a clocked charge recycling differential logic circuit 300 N ⁇ 1 (not shown); an output terminal 311 N; and an outBar terminal 313 N.
  • any number of clocked charge recycling differential logic circuits 300 A, 300 B, 300 C and 300 N can be employed with cascaded chain 301 .
  • output terminal 311 A of clocked charge recycling differential logic circuit 300 A couples signal OUTA to input terminal 351 B of clocked charge recycling differential logic circuit 300 B and outBar terminal 313 A of clocked charge recycling differential logic circuit 300 A couples signal OUTBARA to inputBar terminal 353 B of clocked charge recycling differential logic circuit 300 B.
  • output terminal 311 B of clocked charge recycling differential logic circuit 300 B couples signal OUTB to input terminal 351 C of clocked charge recycling differential logic circuit 300 C and outBar terminal 313 B of clocked charge recycling differential logic circuit 300 B couples signal OUTBARB to inputBar terminal 353 C of clocked charge recycling differential logic circuit 300 C.
  • output terminal 311 N of clocked charge recycling differential logic circuit 300 N couples signal OUTN to an input terminal 351 N+1 (not shown) of a clocked charge recycling differential logic circuit 300 N+1 (not shown) and outBar terminal 313 N of clocked charge recycling differential logic circuit 300 N couples signal OUTBARN to an inputBar terminal 353 N+1 (not shown) of a clocked charge recycling differential logic circuit 300 N+1 (not shown).
  • each clocked charge recycling differential logic circuit 300 A, 300 B, 300 C and 300 N of cascaded chain 301 receives its own delayed clock signal CLKA 361 , CLKB 371 , CLKC 381 and CLKN 391 , respectively.
  • clock signals CLKA 361 , CLKB 371 , CLKC 381 and CLKN 391 are provided to clocked charge recycling differential logic circuits 300 A, 300 B, 300 C and 300 N, respectively, by introducing delay circuits 363 , 373 , 383 and 393 between successive clocked charge recycling differential logic circuits 300 A, 300 B, 300 C and 300 N.
  • delay circuit 363 introduces a delay time between signal CLKA 361 , coupled to clock input terminal 327 A of clocked charge recycling differential logic circuit 300 A, and signal CLKB 371 , coupled to clock input terminal 327 B of clocked charge recycling differential logic circuit 300 B.
  • Delay circuit 373 introduces a delay time between signal CLKB 371 and signal CLKC 381 , coupled to clock input terminal 327 C of clocked charge recycling differential logic circuit 300 C.
  • Two delay circuits 363 and 373 introduce two delay times between signal CLKA 361 and signal CLKC 381 .
  • Delay circuits 363 , 373 , 383 and 393 are any one of many delay circuits known in the art such as inverters, or groups of inverters, gates, transistors or any other elements that introduce a time delay. According to the invention, delay circuits 363 , 373 , 383 and 393 are used to ensure the activation of each stage, i.e., each clocked charge recycling differential logic circuit 300 A, 300 B, 300 C and 300 N, is timed such that the delay of the clock is longer than the evaluation duration of the previous stage.
  • the delayed clock signals CLKA 361 , CLKB 371 , CLKC 381 and CLKN 391 are timed to switch high (active) when the differential input voltage to clocked charge recycling differential logic circuit 300 A, 300 B, 300 C and 300 N reaches a predetermined voltage level.
  • the clock delay can be adjusted according to the predetermined differential voltage level required for robustness and the specific needs of the circuit designer. This differential voltage level is typically a function of process and will vary from circuit to circuit and system to system. Importantly, however, using the method and structure of the invention, there is no need for the control signals ein or control circuit 100 B (FIG. 1 A).
  • FIG. 4 is one embodiment of a timing diagram for cascaded chain 301 of clocked charge recycling differential logic circuits 300 A, 300 B, 300 C and 300 N of FIG. 3 .
  • signal CLKA 461 goes high.
  • signal OUTA 411 A at out terminal 311 A switches high and signal OUTBARA at outBar terminal 313 A switches low at points 467 and 469 , respectively.
  • a delay time 463 from point T0 400 A and to point T1 400 B is introduced by delay circuit 363 . As discussed above, delay time 463 helps ensure clocked charge recycling differential logic circuit 300 B receives signals OUTA and OUTBARA from clocked charge recycling differential logic circuit 300 A before the switching of signal CLKB 471 .
  • signal CLKB 471 switches high.
  • signal OUTB 411 B at out terminal 311 B switches high and signal OUTBARB at outBar terminal 313 B switches low at points 477 and 479 , respectively.
  • a delay time 473 from point T1 400 B to point T2 400 C is introduced by delay circuit 373 . As discussed above, delay time 473 helps ensure clocked charge recycling differential logic circuit 300 C receives signals OUTB and OUTBARB from clocked charge recycling differential logic circuit 300 B before the switching of signal CLKC 481 .
  • signal CLKC 481 switches high.
  • signal OUTC 411 C at out terminal 311 C switches high and signal OUTBARC at outBar terminal 313 C switches low at points 487 and 489 , respectively.
  • a delay time 483 from point T2 400 C to point T3 400 D is introduced by delay circuit 383 . As discussed above, delay time 483 helps ensure the following clocked charge recycling differential logic circuit (not shown) receives signals OUTC and OUTBARC from clocked charge recycling differential logic circuit 300 C before the switching of signal CLKD 491 .
  • signal CLKD 491 switches high.
  • any number of clocked charge recycling differential logic circuits 300 A, 300 B, 300 C and 300 N can be employed with cascaded chain 301 .
  • the process discussed above will repeat for each switching of the system clock.
  • signal highs and signal lows was made arbitrarily in FIG. 4 for illustrative purposes only and that at other times, and in other embodiments of the invention, signal highs could be replaced with signal lows and vice-versa.
  • the prior art control circuitry is eliminated and the clocked charge recycling differential logic circuits of the invention are activated instead from a delayed clock signal.
  • a delayed clock signal is provided for each clocked charge recycling differential logic circuit of the invention.
  • the delayed clock signals are, according to the invention, timed to be at least the delay of the previous clocked charge recycling differential logic circuit. Consequently, according to the invention, a delay time is introduced to ensure each clocked charge recycling differential logic circuit of the invention is switched or “fired” only after it has received an input from the previous clocked charge recycling differential logic circuit stage.
  • clocked charge recycling differential logic circuits do not require the significant additional components needed in the prior art. This, in turn, means that clocked charge recycling differential logic circuits of the invention require less space, are simpler to implement and employ and have fewer components to potentially fail and produce heat.
  • clocked charge recycling differential logic circuits of the invention also eliminate the loading of the output nodes of the charge recycling differential logic circuit since there are no control signals, and no prior art control circuits, to draw current from the output nodes to charge the control signals.
  • the clocked charge recycling differential logic circuits of the invention are better suited to the present electronics market that stresses portability, compact size, lightweight and the capability for prolonged remote operation.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)

Abstract

Clocked charge recycling differential logic circuits are activated by a delayed clock. According to the invention, when clocked charge recycling differential logic circuits of the invention are cascaded together, a delayed clock is provided for each clocked charge recycling differential logic circuit and each delayed clock is timed to at least the delay of the previous clocked charge recycling differential logic circuit. Consequently, according to the invention, a delay time is introduced to ensure each clocked charge recycling differential logic circuit of the invention is switched or “fired” only after it has received an input from the previous clocked charge recycling differential logic circuit stage. According to the invention, this is achieved without the use of complicated control circuitry.

Description

FIELD OF THE INVENTION
The present invention relates generally to logic circuits and, more particularly, to charge recycling differential logic circuits.
BACKGROUND OF THE INVENTION
With the emergence of an electronics market that stresses portability, compact size, lightweight and the capability for prolonged remote operation, a demand has arisen for low power circuits and systems. This demand has motivated circuit designers to depart from conventional circuit designs and venture into more power and space efficient alternatives. As part of this effort, charge recycling differential logic has emerged as an important design tool for increasing power efficiency.
FIG. 1A shows a prior art charge recycling differential logic circuit 100A and associated prior art control circuit 100B. As seen in FIG. 1A, prior art charge recycling differential logic circuit 100A required six transistors: PFET 105, PFET 107, NFET 109, NFET 115, NFET 117 and NFET 121. Prior art charge recycling differential logic circuit 100A also included differential logic 123 with control variable inputs 151 and 153, pass variable inputs 155 and 157, output 111 and outBar 113. In addition, PFET 105 and PFET 107 of prior art charge recycling differential logic circuit 100A included back biasing inputs 131 and 133 having a voltage Vbb applied.
As discussed below, prior art charge recycling differential logic circuit 100A also required control circuit 100B. Control circuit 100B included three additional transistors: PFET 137; PFET 135; and NFET 139. Prior art control circuit 100B also included an enable out signal (eout) at terminal 143. According to the prior art, the control signal eout, at terminal 143 was supplied to a prior art charge recycling differential logic circuit 100A as control signal ein at terminal 119 as discussed below.
In FIG. 1A, prior art charge recycling differential logic circuit 100A and associated prior art control circuit 100B are shown separately for simplicity and clarity. However, in practice prior art charge recycling differential logic circuit 100A and associated prior art control circuit 100B are combined in a single circuit. FIG. 1B shows one combination of prior art charge recycling differential logic circuit 100A and associated prior art control circuit 100B into the resulting prior art charge recycling differential logic circuit 100C. As shown in FIG. 1B, prior art charge recycling differential logic circuit 100C required nine transistors: PFET 105, PFET 107, NFET 109, NFET 115, NFET 117, NFET 121, PFET 137; PFET 135; and NFET 139. Prior art charge recycling differential logic circuit 100C also included differential logic 123 with control variable inputs 151 and 153, pass variable inputs 155 and 157, output 111 and outBar 113. In addition, PFET 105 and PFET 107 of prior art charge recycling differential logic circuit 100C included back biasing inputs 131 and 133 having a voltage Vbb applied. Prior art charge recycling differential logic circuit 100C also included an enable out signal (eout) at terminal 143. According to the prior art, the control signal eout, at terminal 143 was supplied to a following prior art charge recycling differential logic circuit (not shown) as control signal ein at a corresponding input terminal as discussed below.
As discussed above, prior art charge recycling differential logic circuit 100C required an enable in (ein) signal, coupled to the gate of NFET 121. The control signal ein was supplied by a prior art control circuit, similar to prior art control circuit 100B in FIG. 1A, of the previous stage. When multiple prior art charge recycling differential logic circuits 100C were cascaded together, prior art control circuit 100B and control signal ein was necessitated to ensure that each prior art charge recycling differential logic circuit 100C switched or “fired” only after it had received an input from the previous stage.
As noted above, when multiple prior art charge recycling differential logic circuits 100C were cascaded together, each prior art charge recycling differential logic circuit 100C required prior art control circuit 100B to ensure that each prior art charge recycling differential logic circuit 100C switched or “fired” only after it had received an input from the previous stage. However, prior art control circuit 100B added significant complexity to prior art charge recycling differential logic circuit 100C, requiring at least three additional transistors and several circuit lines. Consequently, prior art charge recycling differential logic circuit 100C required significant additional components and space. This, in turn, meant that prior art charge recycling differential logic circuit 100C required more silicon, a more complex design, more components to potentially fail and more components to produce heat.
In addition, prior art control circuit 100B not only added complexity to prior art charge recycling differential logic circuits 100C, but it also loaded the output nodes 111 and 113 of prior art charge recycling differential logic circuit 100C and drew current from output nodes 111 and 113 of prior art charge recycling differential logic circuit 100C to charge the control signal ein. In addition, in the prior art, if prior art control circuit 100B were made small, the control signal ein was slow, and this slowed down the operation of prior art charge recycling differential logic circuit 100C. Consequently, there was pressure to increase the size of prior art control circuit 100B. However, Increasing the size of prior art control circuit 100B to speed up the control signal ein also increased the loading on the output nodes 111 and 113 of prior art charge recycling differential logic circuit 100C and therefore slowed down the evaluation of logic 123.
What is needed is a method and apparatus for creating charge recycling differential logic that does not require the complex control circuitry of prior art charge recycling differential logic circuits and is therefore simpler, more space efficient and is more reliable than prior art charge recycling differential logic circuits.
SUMMARY OF THE INVENTION
According to the invention, the prior art control circuitry is eliminated. The clocked charge recycling differential logic circuit of the invention is instead activated from a delayed clock. According to the invention, when clocked charge recycling differential logic circuits of the invention are cascaded together, a delayed clock is provided for each clocked charge recycling differential logic circuit of the invention. Each delayed clock is timed to at least the delay of the previous clocked charge recycling differential logic circuit. Consequently, according to the invention, a delay time is introduced to ensure each clocked charge recycling differential logic circuit of the invention is switched or “fired” only after it has received an input from the previous clocked charge recycling differential logic circuit.
According to the invention, clocked charge recycling differential logic circuits do not require the significant additional components used in the prior art. This, in turn, means that the clocked charge recycling differential logic circuits of the invention require less space, are simpler, dissipate less heat and have fewer components to potentially fail. In addition, clocked charge recycling differential logic circuits of the invention eliminate the loading of the output nodes of the charge recycling differential logic circuit since there is no control signal ein, and therefore no prior art control circuits to draw current from the output nodes to charge the control signal ein. Consequently, using the clocked charge recycling differential logic circuits of the invention, speed is increased because there is less loading on the output nodes and the clocked charge recycling differential logic circuit of the invention can start evaluating once a differential voltage develops between the inputs coming from the previous clocked charge recycling differential logic circuit.
In particular, one embodiment of the invention is a cascaded chain of clocked charge recycling differential logic circuits. The chain includes a first clocked charge recycling differential logic circuit. The first clocked charge recycling differential logic circuit includes: a first clocked charge recycling differential logic circuit clock input terminal; at least one first clocked charge recycling differential logic circuit data input terminal; and at least one first clocked charge recycling differential logic circuit data output terminal.
The cascaded chain also includes a second clocked charge recycling differential logic circuit. The second clocked charge recycling differential logic circuit includes: a second clocked charge recycling differential logic circuit clock input terminal; at least one second clocked charge recycling differential logic circuit data input terminal; and at least one second clocked charge recycling differential logic circuit data output terminal.
According to the invention, the at least one first clocked charge recycling differential logic circuit data output terminal is coupled to the at least one second clocked charge recycling differential logic circuit data input terminal to form the chain. According to the invention, a first clock signal is coupled to the first clocked charge recycling differential logic circuit clock input terminal and a second clock signal is coupled to the second clocked charge recycling differential logic circuit clock input terminal. According to the invention, the second clock signal is delayed with respect to the first clock signal by a predetermined delay time.
In one embodiment of the invention, a delay circuit is coupled between the first clocked charge recycling differential logic circuit clock input terminal and the second clocked charge recycling differential logic circuit clock input terminal to provide the predetermined delay time.
One embodiment of the invention is a clocked charge recycling differential logic circuit that includes a clocked charge recycling differential logic circuit out terminal and a clocked charge recycling differential logic circuit outBar terminal.
In one embodiment of the invention, the clocked charge recycling differential logic circuit also includes a first node, the first node is coupled to a first supply voltage.
In one embodiment of the invention, the clocked charge recycling differential logic circuit also includes a first transistor, the first transistor including a first transistor first flow electrode, a first transistor second flow electrode and a first transistor control electrode. The first node is coupled to the first transistor first flow electrode and the first transistor second flow electrode is coupled to the clocked charge recycling differential logic circuit out terminal. The first transistor also includes a back bias input terminal having a back bias voltage thereon.
In one embodiment of the invention, the clocked charge recycling differential logic circuit also includes a second transistor, the second transistor including a second transistor first flow electrode, a second transistor second flow electrode and a second transistor control electrode. The first node is coupled to the second transistor first flow electrode and the second transistor second flow electrode is coupled to the clocked charge recycling differential logic circuit outBar terminal.
In one embodiment of the invention, the clocked charge recycling differential logic circuit also includes a third transistor, the third transistor including a third transistor first flow electrode, a third transistor second flow electrode and a third transistor control electrode. The first transistor control electrode is coupled to the third transistor first flow electrode and the clocked charge recycling differential logic circuit outBar terminal. The second transistor control electrode is coupled to the third transistor second flow electrode and the clocked charge recycling differential logic circuit out terminal. The third transistor control electrode is coupled to the clock signal.
In one embodiment of the invention, the clocked charge recycling differential logic circuit also includes a fourth transistor, the fourth transistor including a fourth transistor first flow electrode, a fourth transistor second flow electrode and a fourth transistor control electrode. The first transistor second flow electrode is coupled to the fourth transistor first flow electrode. The fourth transistor second flow electrode is coupled to a second node. The fourth transistor control electrode is coupled to the third transistor first flow electrode and the clocked charge recycling differential logic circuit outbar terminal.
In one embodiment of the invention, the clocked charge recycling differential logic circuit also includes a fifth transistor, the fifth transistor including a fifth transistor first flow electrode, a fifth transistor second flow electrode and a fifth transistor control electrode. The second transistor second flow electrode is coupled to the fifth transistor first flow electrode. The fifth transistor second flow electrode is coupled to the second node. The fifth transistor control electrode is coupled to the third transistor second flow electrode and the clocked charge recycling differential logic circuit out terminal.
In one embodiment of the invention, the clocked charge recycling differential logic circuit also includes a sixth transistor, the sixth transistor including a sixth transistor first flow electrode, a sixth transistor second flow electrode and a sixth transistor control electrode. The sixth transistor first flow electrode is coupled to the second node and the sixth transistor second flow electrode is coupled to a second supply voltage. A delayed clock signal is coupled to the sixth transistor control electrode of the clocked charge recycling differential logic circuit.
In one embodiment of the invention, the clocked charge recycling differential logic circuit also includes a logic block, the logic block including at least one logic block control variable input terminal, a logic block out terminal and a logic block outBar terminal. The logic block out terminal is coupled to the clocked charge recycling differential logic circuit out terminal and the logic block outBar terminal is coupled to the clocked charge recycling differential logic circuit outBar terminal.
As discussed in more detail below, the method and apparatus of the invention for creating charge recycling differential logic does not require the complex control circuitry of prior art charge recycling differential logic circuits and is therefore simpler, saves space and is more reliable than prior art charge recycling differential logic circuits. As a result, the clocked charge recycling differential logic circuits of the invention are better suited to the present electronics market that stresses portability, compact size, lightweight and the capability for prolonged remote operation.
It is to be understood that both the foregoing general description and following detailed description are intended only to exemplify and explain the invention as claimed.
BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings, which are incorporated in, and constitute a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the advantages and principles of the invention. In the drawings:
FIG. 1A shows a schematic diagram of a prior art charge recycling differential logic circuit and associated prior art control circuit;
FIG. 1B shows one combination of prior art charge recycling differential logic circuit and associated prior art control circuit into a resulting prior art charge recycling differential logic circuit.
FIG. 2 shows a schematic diagram of one embodiment of a clocked charge recycling differential logic circuit designed according to the principles of the present invention;
FIG. 3 shows one embodiment of a cascaded chain of clocked charge recycling differential logic circuits according to the principles of the present invention;
FIG. 4 is a one embodiment of a timing diagram for the cascaded chain of clocked charge recycling differential logic circuits of the invention shown in FIG. 3.
DETAILED DESCRIPTION
The invention will now be described in reference to the accompanying drawings. The same reference numbers may be used throughout the drawings and the following description to refer to the same or like parts.
According to the invention, the prior art control circuitry (100B in FIG. 1A) is eliminated and the clocked charge recycling differential logic circuits (200 in FIG. 2, 300A, 300B, 300C and 300N in FIG. 3) of the invention are activated instead from a delayed clock signal (CLKi 227 in FIG. 2; CLKA 361, CLKB 371, CLKC 381 and CLKN 391 in FIG. 3; and CLKA 461, CLKB 471, CLKC 481 and CLKD 490 in FIG. 4).
According to the invention, when clocked charge recycling differential logic circuits of the invention are cascaded together in a chain (301 in FIG. 3), a delayed clock signal is provided for each clocked charge recycling differential logic circuit of the invention (300A, 300B, 300C and 300N in FIG. 3). The delayed clock signals are, according to the invention, timed to at least the delay of the previous clocked charge recycling differential logic circuit. Consequently, according to the invention, a delay circuit (363, 373, 383 in FIG. 3) introduces a delay time (463, 473, and 483 in FIG. 4) between each clocked charge recycling differential logic circuit of the invention to introduce a delay time and ensure each clocked charge recycling differential logic circuit of the invention is switched or “fired” only after it has received an input from the previous clocked charge recycling differential logic circuit.
According to the invention, clocked charge recycling differential logic circuits do not require the significant additional components required in the prior art (control circuit 100B in FIG. 1A). This, in turn, means that clocked charge recycling differential logic circuits of the invention require less space, are simpler and have fewer components to potentially fail. In addition, clocked charge recycling differential logic circuits of the invention also eliminate the loading of the output nodes (211 and 213 in FIG. 2, 311A, 313A, 311B, 313B, 311C, 313C, 311N and 313N in FIG. 3) of the charge recycling differential logic circuit since there are no control signals (ein in FIG. 1A and FIG. 1B) and no prior art control circuits (100B in FIG. 1A) to draw current from the output nodes to charge the control signals. Consequently, using the clocked charge recycling differential logic circuits of the invention, speed is increased because there is less loading on the output nodes and the clocked charge recycling differential logic circuits of the invention can start evaluating as soon as a differential voltage develops between the inputs coming from the previous clocked charge recycling differential logic circuit.
As a result, the clocked charge recycling differential logic circuits of the invention are better suited to the present electronics market that stresses portability, compact size, lightweight and the capability for prolonged remote operation.
FIG. 2 shows a schematic diagram of one embodiment of a clocked charge recycling differential logic circuit 200 designed according to the principles of the present invention. As seen in FIG. 2, clocked charge recycling differential logic circuit 200 includes a first supply voltage 202 coupled to a first node 201. First node 201 is coupled to both a source 206, of a first transistor, PFET 205 and a source 208, of a second transistor, PFET 207. The signal CLK is coupled to a control electrode or gate 229 of a third transistor, NFET 209. A control electrode or gate 216 of PFET 205 is coupled to a source 240 of NFET 209 and an outBar terminal 213. A control electrode or gate 214 of PFET 207 is coupled to a drain 238 of NFET 209 and an out terminal 211. A drain 210 of PFET 205 is coupled to out terminal 211 and a drain 212, of PFET 207 is coupled to outBar terminal 213.
Clocked charge recycling differential logic circuit 200 also includes a fourth transistor, NFET 215 including a drain 251, a source 253 and a control electrode or gate 252. Drain 210 of PFET 205 is coupled to drain 251 of NFET 215. Source 253 of NFET 215 is coupled to a second node 255. Gate 252 of NFET 215 is coupled to source 240 of NFET 209 and the clocked charge recycling differential logic circuit outBar terminal 213.
Clocked charge recycling differential logic circuit 200 also includes a fifth transistor, NFET 217 including a drain 259, a source 257 and a control electrode or gate 258. Drain 212 of PFET 207 is coupled to drain 259 of NFET 217. Source 257 of NFET 217 is coupled to a second node 255. Gate 258 of NFET 217 is coupled to drain 238 of NFET 209 and out terminal 211.
In one embodiment of the invention, clocked charge recycling differential logic circuit 200 also includes a sixth transistor, NFET 270, including a drain 218, a source 221 and a control electrode or gate 227. Drain 218 of NFET 270 is coupled to second node 255. Source 221 of NFET 270 is coupled to a second supply voltage 271. A delayed clock signal CLKi is coupled to control electrode or gate 227 of NFET 270.
In one embodiment of the invention, the clocked charge recycling differential logic circuit also includes a logic block 223. In one embodiment of the invention, logic block 223 is an NMOS pass transistor logic network including control variable input terminals 251 and 253 and pass variable input terminals 291 and 293. A logic block out terminal 278 is coupled to out terminal 211 and a logic block outBar terminal 279 is coupled to outBar terminal 213. In other embodiments of the invention, logic block 223 includes any type of differential logic and/or circuitry used in the art including various logic gates, logic devices and circuits.
A particular embodiment of a clocked charge recycling differential logic circuit 200 according to the invention is shown in FIG. 2. Those of skill in the art will recognize that clocked charge recycling differential logic circuit 200 can be easily modified. For example, different transistors, i.e., PFETs 205 and 207 or NFETs 209, 215, 217 and 270 can be used. In particular, the NFETs and PFETS shown in FIG. 2 can be readily exchanged for PFETs and NFETs by reversing the polarities of the supply voltages 202 and 271, or by other well known circuit modifications. Consequently, the clocked charge recycling differential logic circuit 200 that is shown in FIG. 2 is simply one embodiment of the invention used for illustrative purposes only and does not limit the present invention to that one embodiment of the invention.
As discussed above, the method and apparatus of the invention for creating clocked charge recycling differential logic circuits 200 does not require the complex control circuit 100B (FIG. 1A) of prior art charge recycling differential logic circuits 100C (FIG. 1B) and is therefore simpler, saves space and is more reliable than prior art charge recycling differential logic circuits 100C. As a result, the clocked charge recycling differential logic circuits 200 (FIG. 2) of the invention are better suited to the present electronics market that stresses portability, compact size, lightweight and the capability for prolonged remote operation. However, as also discussed above, according to the invention, when clocked charge recycling differential logic circuits 200 of the invention are cascaded together in a chain, a delayed clock signal must be provided for each clocked charge recycling differential logic circuit 200 of the invention. The delayed clock signals are, according to the invention, timed to be at least the delay of the previous clocked charge recycling differential logic circuit 200 to ensure each clocked charge recycling differential logic circuit 200 of the invention is switched or “fired” only after it has received an input from the previous clocked charge recycling differential logic circuit 200.
FIG. 3 shows one embodiment of a cascaded chain 301 of clocked charge recycling differential logic circuits 300A, 300B, 300C and 300N of the present invention. Each clocked charge recycling differential logic circuit 300A, 300B, 300C and 300N represents a stage in cascaded chain 301. In one embodiment of the invention, each clocked charge recycling differential logic circuit 300A, 300B, 300C and 300N is similar to clocked charge recycling differential logic circuit 200 discussed above with respect to FIG. 2.
As seen in FIG. 3, clocked charge recycling differential logic circuit 300A includes: a clock input terminal 327A; an out terminal 311A; and an outBar terminal 313A. Clocked charge recycling differential logic circuit 300B includes: a clock input terminal 327B; an input terminal 351B, coupled to out terminal 311A of clocked charge recycling differential logic circuit 300A; an inputBar terminal 353B, coupled to outBar terminal 313A of clocked charge recycling differential logic circuit 300A; an output terminal 311B; and an outBar terminal 313B. Likewise, clocked charge recycling differential logic circuit 300C includes: a clock input terminal 327C; an input terminal 351C, coupled to output terminal 311B of clocked charge recycling differential logic circuit 300B; an inputBar terminal 353C, coupled to outBar terminal 313B of clocked charge recycling differential logic circuit 300B; an output terminal 311C; and an outBar terminal 313C. Clocked charge recycling differential logic circuit 300N includes: a clock input terminal 327N; an input terminal 351N, coupled to an output terminal 311N−1 (not shown) of a clocked charge recycling differential logic circuit 300N−1 (not shown); an inputBar terminal 353N, coupled to an outBar terminal 313N−1 (not shown) of a clocked charge recycling differential logic circuit 300N−1 (not shown); an output terminal 311N; and an outBar terminal 313N.
According to the invention, any number of clocked charge recycling differential logic circuits 300A, 300B, 300C and 300N can be employed with cascaded chain 301. As also shown in FIG. 3, and discussed above, output terminal 311A of clocked charge recycling differential logic circuit 300A couples signal OUTA to input terminal 351B of clocked charge recycling differential logic circuit 300B and outBar terminal 313A of clocked charge recycling differential logic circuit 300A couples signal OUTBARA to inputBar terminal 353B of clocked charge recycling differential logic circuit 300B. Likewise, output terminal 311B of clocked charge recycling differential logic circuit 300B couples signal OUTB to input terminal 351C of clocked charge recycling differential logic circuit 300C and outBar terminal 313B of clocked charge recycling differential logic circuit 300B couples signal OUTBARB to inputBar terminal 353C of clocked charge recycling differential logic circuit 300C. In addition, output terminal 311N of clocked charge recycling differential logic circuit 300N couples signal OUTN to an input terminal 351N+1 (not shown) of a clocked charge recycling differential logic circuit 300N+1 (not shown) and outBar terminal 313N of clocked charge recycling differential logic circuit 300N couples signal OUTBARN to an inputBar terminal 353N+1 (not shown) of a clocked charge recycling differential logic circuit 300N+1 (not shown).
In addition to the structure discussed above, according to the invention, each clocked charge recycling differential logic circuit 300A, 300B, 300C and 300N of cascaded chain 301 receives its own delayed clock signal CLKA 361, CLKB 371, CLKC 381 and CLKN 391, respectively. According to the invention clock signals CLKA 361, CLKB 371, CLKC 381 and CLKN 391 are provided to clocked charge recycling differential logic circuits 300A, 300B, 300C and 300N, respectively, by introducing delay circuits 363, 373, 383 and 393 between successive clocked charge recycling differential logic circuits 300A, 300B, 300C and 300N. Consequently, delay circuit 363 introduces a delay time between signal CLKA 361, coupled to clock input terminal 327A of clocked charge recycling differential logic circuit 300A, and signal CLKB 371, coupled to clock input terminal 327B of clocked charge recycling differential logic circuit 300B. Delay circuit 373 introduces a delay time between signal CLKB 371 and signal CLKC 381, coupled to clock input terminal 327C of clocked charge recycling differential logic circuit 300C. Two delay circuits 363 and 373 introduce two delay times between signal CLKA 361 and signal CLKC 381. Likewise, a series of N−1 delay circuits, and N−1 delay times, exists between signal CLKA 361 and signal CLKN 391, coupled to clock input terminal 327N of clocked charge recycling differential logic circuit 300N, and a further delay circuit 393 introduces a further delay time between CLKN 391 and CLK N+1 (not shown) coupled to a clock input terminal 327N+1 (not shown) of a clocked charge recycling differential logic circuit 300N+1 (not shown).
Delay circuits 363, 373, 383 and 393 are any one of many delay circuits known in the art such as inverters, or groups of inverters, gates, transistors or any other elements that introduce a time delay. According to the invention, delay circuits 363, 373, 383 and 393 are used to ensure the activation of each stage, i.e., each clocked charge recycling differential logic circuit 300A, 300B, 300C and 300N, is timed such that the delay of the clock is longer than the evaluation duration of the previous stage. In one embodiment of the invention, the delayed clock signals CLKA 361, CLKB 371, CLKC 381 and CLKN 391 are timed to switch high (active) when the differential input voltage to clocked charge recycling differential logic circuit 300A, 300B, 300C and 300N reaches a predetermined voltage level. The clock delay can be adjusted according to the predetermined differential voltage level required for robustness and the specific needs of the circuit designer. This differential voltage level is typically a function of process and will vary from circuit to circuit and system to system. Importantly, however, using the method and structure of the invention, there is no need for the control signals ein or control circuit 100B (FIG. 1A).
FIG. 4 is one embodiment of a timing diagram for cascaded chain 301 of clocked charge recycling differential logic circuits 300A, 300B, 300C and 300N of FIG. 3. As seen in FIG. 3 and FIG. 4 together, according to one embodiment of the invention, at time T0, i.e., point 400A in FIG. 4, signal CLKA 461 goes high. After a short switching delay 466, such as the short switching delay inherent in any circuit, signal OUTA 411A at out terminal 311A switches high and signal OUTBARA at outBar terminal 313A switches low at points 467 and 469, respectively. A delay time 463 from point T0 400A and to point T1 400B is introduced by delay circuit 363. As discussed above, delay time 463 helps ensure clocked charge recycling differential logic circuit 300B receives signals OUTA and OUTBARA from clocked charge recycling differential logic circuit 300A before the switching of signal CLKB 471.
At point 472 in FIG. 4, i.e., at point T1 400B, signal CLKB 471 switches high. After a short switching delay 476, signal OUTB 411B at out terminal 311B switches high and signal OUTBARB at outBar terminal 313B switches low at points 477 and 479, respectively. A delay time 473 from point T1 400B to point T2 400C is introduced by delay circuit 373. As discussed above, delay time 473 helps ensure clocked charge recycling differential logic circuit 300C receives signals OUTB and OUTBARB from clocked charge recycling differential logic circuit 300B before the switching of signal CLKC 481.
At point 482 in FIG. 4, i.e., at point T2 400C, signal CLKC 481 switches high. After a short switching delay 486, signal OUTC 411C at out terminal 311C switches high and signal OUTBARC at outBar terminal 313C switches low at points 487 and 489, respectively. A delay time 483 from point T2 400C to point T3 400D is introduced by delay circuit 383. As discussed above, delay time 483 helps ensure the following clocked charge recycling differential logic circuit (not shown) receives signals OUTC and OUTBARC from clocked charge recycling differential logic circuit 300C before the switching of signal CLKD 491.
At point 492 in FIG. 4, i.e., at point T3 400D, signal CLKD 491 switches high. As discussed above, according to the invention, any number of clocked charge recycling differential logic circuits 300A, 300B, 300C and 300N can be employed with cascaded chain 301. In addition, the process discussed above will repeat for each switching of the system clock. Those of skill in the art will further recognize that the choice of signal highs and signal lows was made arbitrarily in FIG. 4 for illustrative purposes only and that at other times, and in other embodiments of the invention, signal highs could be replaced with signal lows and vice-versa.
As shown above, according to the invention, the prior art control circuitry is eliminated and the clocked charge recycling differential logic circuits of the invention are activated instead from a delayed clock signal. According to the invention, when clocked charge recycling differential logic circuits of the invention are cascaded together in a chain, a delayed clock signal is provided for each clocked charge recycling differential logic circuit of the invention. The delayed clock signals are, according to the invention, timed to be at least the delay of the previous clocked charge recycling differential logic circuit. Consequently, according to the invention, a delay time is introduced to ensure each clocked charge recycling differential logic circuit of the invention is switched or “fired” only after it has received an input from the previous clocked charge recycling differential logic circuit stage.
According to the invention, clocked charge recycling differential logic circuits do not require the significant additional components needed in the prior art. This, in turn, means that clocked charge recycling differential logic circuits of the invention require less space, are simpler to implement and employ and have fewer components to potentially fail and produce heat. In addition, clocked charge recycling differential logic circuits of the invention also eliminate the loading of the output nodes of the charge recycling differential logic circuit since there are no control signals, and no prior art control circuits, to draw current from the output nodes to charge the control signals. Consequently, using the clocked charge recycling differential logic circuits of the invention, speed is increased because there is less loading on the output nodes and the clocked charge recycling differential logic circuits of the invention can start evaluating as soon as a differential voltage develops between the complementary inputs coming from the previous clocked charge recycling differential logic circuit.
As a result, the clocked charge recycling differential logic circuits of the invention are better suited to the present electronics market that stresses portability, compact size, lightweight and the capability for prolonged remote operation.
The foregoing description of an implementation of the invention has been presented for purposes of illustration and description only, and therefore is not exhaustive and does not limit the invention to the precise form disclosed. Modifications and variations are possible in light of the above teachings or may be acquired from practicing the invention.
For example, for illustrative purposes specific embodiments of the invention were shown with specific transistors. However, the NFETs and PFETS shown in the figures can be readily exchanged for PFETs and NFETs by reversing the polarities of the supply voltages or by other well known circuit modifications.
Consequently, the scope of the invention is defined by the claims and their equivalents.

Claims (21)

What is claimed is:
1. A synchronous cascaded chain of clocked charge recycling differential logic circuits comprising:
a first clocked charge recycling differential logic circuit, said first clocked charge recycling differential logic circuit comprising:
a first clocked charge recycling differential logic circuit clock input terminal;
at least one first clocked charge recycling differential logic circuit data input terminal; and
at least one first clocked charge recycling differential logic circuit data output terminal;
a second clocked charge recycling differential logic circuit, said second clocked charge recycling differential logic circuit comprising:
a second clocked charge recycling differential logic circuit clock input terminal;
at least one second clocked charge recycling differential logic circuit data input terminal; and
at least one second clocked charge recycling differential logic circuit data output terminal;
a first clock signal coupled to said first clocked charge recycling differential logic circuit clock input terminal;
a second clock signal coupled to said second clocked charge recycling differential logic circuit clock input terminal, wherein;
said at least one first clocked charge recycling differential logic circuit data output terminal is coupled to said at least one second clocked charge recycling differential logic circuit data input terminal, further wherein;
said second clock signal is said first clock signal delayed by a predetermined fixed delay time such that said second clocked charge recycling differential logic circuit is switched only after it has received an input from said first clocked charge recycling differential logic circuit.
2. The cascaded chain of clocked charge recycling differential logic circuits of claim 1, further comprising:
a delay circuit coupled between said first clocked charge recycling differential logic circuit clock input terminal and said second clocked charge recycling differential logic circuit clock input terminal for delaying said second clock signal with respect to said first clock signal by said predetermined delay time.
3. The cascaded chain of clocked charge recycling differential logic circuits of claim 2, wherein;
said delay circuit comprises at least one inverter.
4. The cascaded chain of clocked charge recycling differential logic circuits of claim 2, wherein;
said delay circuit comprises at least two inverters.
5. A synchronous cascaded chain of clocked charge recycling differential logic circuits comprising:
a first supply voltage;
a second supply voltage;
a first clocked charge recycling differential logic circuit, said first clocked charge recycling differential logic circuit comprising:
a first clocked charge recycling differential logic circuit out terminal;
a first clocked charge recycling differential logic circuit outBar terminal;
a first clocked charge recycling differential logic circuit first node, said first clocked charge recycling differential logic circuit first node being coupled to said first supply voltage;
a first transistor, said first transistor comprising a first transistor first flow electrode, a first transistor second flow electrode and a first transistor control electrode, said first clocked charge recycling differential logic circuit first node being coupled to said first transistor first flow electrode, said first transistor second flow electrode being coupled to said first clocked charge recycling differential logic circuit out terminal;
a second transistor, said second transistor comprising a second transistor first flow electrode, a second transistor second flow electrode and a second transistor control electrode, said first clocked charge recycling differential logic circuit first node being coupled to said second transistor first flow electrode, said second transistor second flow electrode being coupled to said first clocked charge recycling differential logic circuit outBar terminal;
a third transistor, said third transistor comprising a third transistor first flow electrode, a third transistor second flow electrode and a third transistor control electrode, said first transistor control electrode being coupled to said third transistor first flow electrode and said first clocked charge recycling differential logic circuit outBar terminal, said second transistor control electrode being coupled to said third transistor second flow electrode and said first clocked charge recycling differential logic circuit out terminal;
a fourth transistor, said fourth transistor comprising a fourth transistor first flow electrode, a fourth transistor second flow electrode and a fourth transistor control electrode, said first transistor second flow electrode being coupled to said fourth transistor first flow electrode, said fourth transistor second flow electrode being coupled to a first clocked charge recycling differential logic circuit second node, said fourth transistor control electrode being coupled to said third transistor first flow electrode and said first clocked charge recycling differential logic circuit outBar terminal;
a fifth transistor, said fifth transistor comprising a fifth transistor first flow electrode, a fifth transistor second flow electrode and a fifth transistor control electrode, said second transistor second flow electrode being coupled to said fifth transistor first flow electrode, said fifth transistor second flow electrode being coupled to said first clocked charge recycling differential logic circuit second node, said fifth transistor control electrode being coupled to said third transistor second flow electrode and said first clocked charge recycling differential logic circuit out terminal;
a sixth transistor, said sixth transistor comprising a sixth transistor first flow electrode, a sixth transistor second flow electrode and a sixth transistor control electrode, said sixth transistor first flow electrode being coupled to said first clocked charge recycling differential logic circuit second node, said sixth transistor second flow electrode being coupled to said second supply voltage; and
a logic block, said logic block comprising: at least one logic block input terminal; a logic block out terminal; and a logic block outBar terminal, said logic block out terminal being coupled to said first clocked charge recycling differential logic circuit out terminal and said logic block outBar terminal being coupled to said first clocked charge recycling differential logic circuit outBar terminal;
a first clock signal, said first clock signal being coupled to said sixth transistor control electrode of said first clocked charge recycling differential logic circuit;
a second clocked charge recycling differential logic circuit, said second clocked charge recycling differential logic circuit comprising:
a second clocked charge recycling differential logic circuit out terminal;
a second clocked charge recycling differential logic circuit outBar terminal;
a second clocked charge recycling differential logic circuit first node, said second clocked charge recycling differential logic circuit first node being coupled to said first supply voltage;
a first transistor, said first transistor comprising a first transistor first flow electrode, a first transistor second flow electrode and a first transistor control electrode, said second clocked charge recycling differential logic circuit first node being coupled to said first transistor first flow electrode, said first transistor second flow electrode being coupled to said second clocked charge recycling differential logic circuit out terminal;
a second transistor, said second transistor comprising a second transistor first flow electrode, a second transistor second flow electrode and a second transistor control electrode, said second clocked charge recycling differential logic circuit first node being coupled to said second transistor first flow electrode, said second transistor second flow electrode being coupled to said second clocked charge recycling differential logic circuit out terminal;
a third transistor, said third transistor comprising a third transistor first flow electrode, a third transistor second flow electrode and a third transistor control electrode, said first transistor control electrode being coupled to said third transistor first flow electrode and said second clocked charge recycling differential logic circuit outBar terminal, said second transistor control electrode being coupled to said third transistor second flow electrode and said second clocked charge recycling differential logic circuit out terminal;
a fourth transistor, said fourth transistor comprising a fourth transistor first flow electrode, a fourth transistor second flow electrode and a fourth transistor control electrode, said first transistor second flow electrode coupled to said fourth transistor first flow electrode, said fourth transistor second flow electrode being coupled to a second clocked charge recycling differential logic circuit second node, said fourth transistor control electrode being coupled to said third transistor first flow electrode and said second clocked charge recycling differential logic circuit outBar terminal;
a fifth transistor, said fifth transistor comprising a fifth transistor first flow electrode, a fifth transistor second flow electrode and a fifth transistor control electrode, said second transistor second flow electrode being coupled to said fifth transistor first flow electrode, said fifth transistor second flow electrode being coupled to said second clocked charge recycling differential logic circuit second node, said fifth transistor control electrode being coupled to said third transistor second flow electrode and said second clocked charge recycling differential logic circuit out terminal;
a sixth transistor, said sixth transistor comprising a sixth transistor first flow electrode, a sixth transistor second flow electrode and a sixth transistor control electrode, said sixth transistor first flow electrode being coupled to said second clocked charge recycling differential logic circuit second node, said sixth transistor second flow electrode being coupled to said second supply voltage; and
a logic block, said logic block comprising: at least one logic block input terminal; a logic block out terminal; and a logic block outBar terminal, said logic block out terminal being coupled to said second clocked charge recycling differential logic circuit out terminal and said logic block outBar terminal being coupled to said second clocked charge recycling differential logic circuit outBar terminal;
a second clock signal, said second clock signal being coupled to said sixth transistor control electrode of said second clocked charge recycling differential logic circuit, wherein;
said second clock signal is said first clock signal delayed by a predetermined fixed delay time such that said second clocked charge recycling differential logic circuit is switched only after it has received an input from said first clocked charge recycling differential logic circuit.
6. The cascaded chain of clocked charge recycling differential logic circuits of claim 5, further comprising:
a delay circuit, said delay circuit being coupled between said sixth transistor control electrode of said sixth transistor of said first clocked charge recycling differential logic circuit and said sixth transistor control electrode of said sixth transistor of said second clocked charge recycling differential logic circuit;
said delay circuit thereby providing said predetermined delay time.
7. The cascaded chain of clocked charge recycling differential logic circuits of claim 6, wherein;
said delay circuit comprises at least one inverter.
8. The cascaded chain of clocked charge recycling differential logic circuits of claim 6, wherein;
said delay circuit comprises at least two inverters.
9. The cascaded chain of clocked charge recycling differential logic circuits of claim 5, wherein;
said logic block of said first clocked charge recycling differential logic circuit and said logic block of said second clocked charge recycling differential logic circuit comprise differential logic.
10. The cascaded chain of clocked charge recycling differential logic circuits of claim 5, wherein;
said logic block of said first clocked charge recycling differential logic circuit and said logic block of said second clocked charge recycling differential logic circuit comprise differential logic gates.
11. The cascaded chain of clocked charge recycling differential logic circuits of claim 5, wherein;
said logic block of said first clocked charge recycling differential logic circuit and said logic block of said second clocked charge recycling differential logic circuit comprise NMOS pass transistor logic;
said logic block of said first clocked charge recycling differential logic circuit comprises at least one control variable input and at least one pass variable input; and
said logic block of said second clocked charge recycling differential logic circuit comprises at least one control variable input and at least one pass variable input.
12. The cascaded chain of clocked charge recycling differential logic circuits of claim 5, wherein;
said first supply voltage is Vdd and said second supply voltage is ground.
13. The cascaded chain of clocked charge recycling differential logic circuits of claim 12, wherein;
said first transistor and said second transistor of said first clocked charge recycling differential logic circuit and said first transistor and said second transistor of said second clocked charge recycling differential logic circuit are PFETs.
14. The cascaded chain of clocked charge recycling differential logic circuits of claim 13, wherein;
said third transistor, said fourth transistor, said fifth transistor and said sixth transistor of said first clocked charge recycling differential logic circuit and said third transistor, said fourth transistor, said fifth transistor and said sixth transistor of said second clocked charge recycling differential logic circuit are NFETs.
15. A synchronous clocked charge recycling differential logic circuit comprising:
a first supply voltage;
a second supply voltage;
a clocked charge recycling differential logic circuit out terminal;
a clocked charge recycling differential logic circuit outBar terminal;
a clocked charge recycling differential logic circuit first node, said clocked charge recycling differential logic circuit first node being coupled to said first supply voltage;
a first transistor, said first transistor comprising a first transistor first flow electrode, a first transistor second flow electrode and a first transistor control electrode, said clocked charge recycling differential logic circuit first node being coupled to said first transistor first flow electrode, said first transistor second flow electrode being coupled to said clocked charge recycling differential logic circuit out terminal;
a second transistor, said second transistor comprising a second transistor first flow electrode, a second transistor second flow electrode and a second transistor control electrode, said clocked charge recycling differential logic circuit first node being coupled to said second transistor first flow electrode, said second transistor second flow electrode being coupled to said clocked charge recycling differential logic circuit outBar terminal;
a third transistor, said third transistor comprising a third transistor first flow electrode, a third transistor second flow electrode and a third transistor control electrode, said first transistor control electrode being coupled to said third transistor first flow electrode and said clocked charge recycling differential logic circuit outBar terminal, said second transistor control electrode being coupled to said third transistor second flow electrode and said clocked charge recycling differential logic circuit out terminal;
a clocked charge recycling differential logic circuit second node;
a fourth transistor, said fourth transistor comprising a fourth transistor first flow electrode, a fourth transistor second flow electrode and a fourth transistor control electrode, said first transistor second flow electrode being coupled to said fourth transistor first flow electrode, said fourth transistor second flow electrode being coupled to said clocked charge recycling differential logic circuit second node, said fourth transistor control electrode being coupled to said third transistor first flow electrode and said clocked charge recycling differential logic circuit outBar terminal;
a fifth transistor, said fifth transistor comprising a fifth transistor first flow electrode, a fifth transistor second flow electrode and a fifth transistor control electrode, said second transistor second flow electrode being coupled to said fifth transistor first flow electrode, said fifth transistor second flow electrode being coupled to said clocked charge recycling differential logic circuit second node, said fifth transistor control electrode being coupled to said third transistor second flow electrode and said clocked charge recycling differential logic circuit out terminal;
a sixth transistor, said sixth transistor comprising a sixth transistor first flow electrode, a sixth transistor second flow electrode and a sixth transistor control electrode, said sixth transistor first flow electrode being coupled to said clocked charge recycling differential logic circuit second node, said sixth transistor second flow electrode being coupled to said second supply voltage;
a logic block, said logic block comprising at least one logic block input terminal, a logic block out terminal, and a logic block outbar terminal, said logic block out terminal being coupled to said clocked charge recycling differential logic circuit out terminal, said logic block outBar terminal being coupled to said first clocked charge recycling differential logic circuit outBar terminal;
a clock signal, said clock signal being coupled to said third transistor control electrode;
a delayed clock signal, said delayed clock signal being coupled to said sixth transistor control electrode of said clocked charge recycling differential logic circuit, thereby delaying the switching of said clocked charge recycling differential logic circuit by a predetermined fixed delay time, wherein;
said delayed clock signal is said clock signal delayed by said predetermined fixed delay time such that said clocked charge recycling differential logic circuit is switched only after it has received an input from a previous clocked charge recycling differential logic circuit.
16. The clocked charge recycling differential logic circuit of claim 15, wherein;
said logic block of said clocked charge recycling differential logic circuit comprises differential logic.
17. The clocked charge recycling differential logic circuit of claim 15, wherein;
said logic block of said clocked charge recycling differential logic circuit comprises differential logic gates.
18. The clocked charge recycling differential logic circuit of claim 15, wherein;
said logic block of said clocked charge recycling differential logic circuit comprises NMOS pass transistor logic; and
said logic block of said clocked charge recycling differential logic circuit includes at least one control variable input and at least one pass variable input.
19. The clocked charge recycling differential logic circuit of claim 15, wherein;
said first supply voltage is Vdd and said second supply voltage is ground.
20. The clocked charge recycling differential logic circuit of claim 19, wherein;
said first transistor and said second transistor are PFETs.
21. The clocked charge recycling differential logic circuit of claim 20, wherein;
said third transistor, said fourth transistor, said fifth transistor and said sixth transistor are NFETs.
US10/022,258 2001-12-20 2001-12-20 Modified charge recycling differential logic Expired - Lifetime US6630846B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/022,258 US6630846B2 (en) 2001-12-20 2001-12-20 Modified charge recycling differential logic

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/022,258 US6630846B2 (en) 2001-12-20 2001-12-20 Modified charge recycling differential logic

Publications (2)

Publication Number Publication Date
US20030117178A1 US20030117178A1 (en) 2003-06-26
US6630846B2 true US6630846B2 (en) 2003-10-07

Family

ID=21808671

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/022,258 Expired - Lifetime US6630846B2 (en) 2001-12-20 2001-12-20 Modified charge recycling differential logic

Country Status (1)

Country Link
US (1) US6630846B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040036506A1 (en) * 2002-08-23 2004-02-26 Sun Microsystems, Inc. Clocked full-rail differential logic with sense amplifier and shut-off
US6750679B1 (en) * 2002-12-24 2004-06-15 Sun Microsystems, Inc. Clocked full-rail differential logic with sense amplifier and single-rail logic
US20040183569A1 (en) * 2003-03-20 2004-09-23 Choe Swee Yew Methos for clock control of clocked half-rail differential logic with sense amplifier and single-rail logic

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4247791A (en) 1978-04-03 1981-01-27 Rockwell International Corporation CMOS Memory sense amplifier
US5859548A (en) * 1996-07-24 1999-01-12 Lg Semicon Co., Ltd. Charge recycling differential logic (CRDL) circuit and devices using the same
US6028454A (en) 1997-04-11 2000-02-22 The University Of Waterloo Dynamic current mode logic family
US6211704B1 (en) * 1996-07-24 2001-04-03 Hyundai Electronics Industries Co., Ltd. Asynchronous sensing differential logic (ASDL) circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4247791A (en) 1978-04-03 1981-01-27 Rockwell International Corporation CMOS Memory sense amplifier
US5859548A (en) * 1996-07-24 1999-01-12 Lg Semicon Co., Ltd. Charge recycling differential logic (CRDL) circuit and devices using the same
US6211704B1 (en) * 1996-07-24 2001-04-03 Hyundai Electronics Industries Co., Ltd. Asynchronous sensing differential logic (ASDL) circuit
US6028454A (en) 1997-04-11 2000-02-22 The University Of Waterloo Dynamic current mode logic family

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
Choe et al., "Dynamic Half Rail Differential Logic for Low Power", IEEE 1997, pp. 1936 to 1939.
Choe et al., "Half Rail Differential Logic", ISSCC97/Secession 25/Processors and Logic/Paper SP 25.6 IEEE 0-7803-3721-2/97, 1997, pp. 420 to 421, 336 to 337 and 489.
Jung et al., "Modular Charge Recycling Pass Transistor Logic (MCRPL)", Electronics Letters, vol. 36 No. 5, Mar. 2, 2000, pp. 404 to 405.
Kong et al., "Charge Recycling Differential Logic (CRDL) for Low-Power Application", IEEE Journal of Solid-State Circuits, vol. 31, No. 9, Sep. 1996, pp. 1267 to 1276.
Kong et al., "Charge Recycling Differential Logic for Low-Power Application", ISSC96 secession 18, IEEE 0-780331962/98, 1998, pp. 302 to 448.
Won et al., "Modified Half Rail Differential Logic for Reduced Internal Logic Swing", IEEE 0-7803-4455-3/98, 1998, pp. II-157 to II-160.

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040036506A1 (en) * 2002-08-23 2004-02-26 Sun Microsystems, Inc. Clocked full-rail differential logic with sense amplifier and shut-off
US6703867B1 (en) * 2002-08-23 2004-03-09 Sun Microsystems, Inc. Clocked full-rail differential logic with sense amplifier and shut-off
US6750679B1 (en) * 2002-12-24 2004-06-15 Sun Microsystems, Inc. Clocked full-rail differential logic with sense amplifier and single-rail logic
US20040183569A1 (en) * 2003-03-20 2004-09-23 Choe Swee Yew Methos for clock control of clocked half-rail differential logic with sense amplifier and single-rail logic
US6859072B2 (en) * 2003-03-20 2005-02-22 Sun Microsystems, Inc. Method for clock control of clocked half-rail differential logic with sense amplifier and single-rail logic

Also Published As

Publication number Publication date
US20030117178A1 (en) 2003-06-26

Similar Documents

Publication Publication Date Title
US4710650A (en) Dual domino CMOS logic circuit, including complementary vectorization and integration
US6972605B1 (en) High speed semi-dynamic flip-flop circuit
US4472645A (en) Clock circuit for generating non-overlapping pulses
US6906556B2 (en) High-speed domino logic with improved cascode keeper
US6630846B2 (en) Modified charge recycling differential logic
US6496039B1 (en) Clocked half-rail differential logic
US6661257B2 (en) Method for clocking charge recycling differential logic
US6828826B1 (en) Method for clock control of half-rail differential logic
US6624664B2 (en) Clocked full-rail differential logic with sense amplifiers
US6614264B2 (en) Method for increasing the load capacity of full-rail differential logic
US6717438B2 (en) Clocked half-rail differential logic with single-rail logic
US6859072B2 (en) Method for clock control of clocked half-rail differential logic with sense amplifier and single-rail logic
US6876230B2 (en) Synchronous clocked full-rail differential logic with single-rail logic and shut-off
US6741101B1 (en) Method for clock control of clocked half-rail differential logic with single-rail logic
US6714059B1 (en) High-speed domino logic circuit
US6768343B2 (en) Clocked half-rail differential logic with sense amplifier and shut-off
US6703867B1 (en) Clocked full-rail differential logic with sense amplifier and shut-off
US6744283B2 (en) Clocked half-rail differential logic with sense amplifier
US6750678B2 (en) Method for increasing the load capacity of clocked half-rail differential logic
US6768345B2 (en) Method for clock control of clocked full-rail differential logic circuits with sense amplifier and shut-off
US6768344B2 (en) Clocked half-rail differential logic with single-rail logic and sense amplifier
US6784697B2 (en) Method for clock control of clocked half-rail differential logic with sense amplifier and shut-off
US6765415B2 (en) Clocked full-rail differential logic with shut-off
US6737889B2 (en) Method for increasing the power efficiency and noise immunity of clocked full-rail differential logic
US6750679B1 (en) Clocked full-rail differential logic with sense amplifier and single-rail logic

Legal Events

Date Code Title Description
AS Assignment

Owner name: SUN MICROSYSTEMS, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHOE, SWEE YEW;REEL/FRAME:012399/0529

Effective date: 20011217

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: ORACLE AMERICA, INC., CALIFORNIA

Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:ORACLE USA, INC.;SUN MICROSYSTEMS, INC.;ORACLE AMERICA, INC.;REEL/FRAME:037278/0703

Effective date: 20100212