US6223422B1 - Method of manufacturing multilayer-type chip inductors - Google Patents
Method of manufacturing multilayer-type chip inductors Download PDFInfo
- Publication number
- US6223422B1 US6223422B1 US09/028,748 US2874898A US6223422B1 US 6223422 B1 US6223422 B1 US 6223422B1 US 2874898 A US2874898 A US 2874898A US 6223422 B1 US6223422 B1 US 6223422B1
- Authority
- US
- United States
- Prior art keywords
- green sheets
- green
- pair
- electrode
- electrode films
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F41/00—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
- H01F41/02—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets
- H01F41/04—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets for manufacturing coils
- H01F41/041—Printed circuit coils
- H01F41/046—Printed circuit coils structurally combined with ferromagnetic material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F41/00—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
- H01F41/02—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets
- H01F41/04—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets for manufacturing coils
- H01F41/041—Printed circuit coils
- H01F41/043—Printed circuit coils by thick film techniques
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/4902—Electromagnet, transformer or inductor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/4902—Electromagnet, transformer or inductor
- Y10T29/49075—Electromagnet, transformer or inductor including permanent magnet or core
Definitions
- the present invention relates to a method of manufacturing a multilayer-type chip inductor, and in particular, a multilayer-type chip inductor having a small DC resistance.
- a method of reducing the DC resistance of a multilayer-type chip inductor involves increasing the cross-sectional area of an internal conductor.
- the width and the thickness of the internal conductor may be increased. If the width of the internal conductor is increased, however, the inductance decreases.
- Increasing the cross-sectional area of the internal conductor also may cause various manufacturing problems. Therefore, it is difficult in practice to increase the cross-sectional area of the internal conductor. For this reason, a coil comprising parallel internal conductors has been conceived as a method for decreasing the DC resistance of an inductor.
- FIG. 5 is a cross-sectional view of the device shown in FIG. 4 .
- a multilayer-type chip inductor 1 is formed in such a way that green sheets 2 a to 2 e having electrode films 3 a to 3 e formed thereon, respectively, are multilayered in two upper and lower stages and sintered together. Further, external electrodes (not shown) are formed on both ends of this sintered body.
- the first green sheets 2 a to 2 e are formed into sheets from an insulating ceramic slurry, such as ferrite or a dielectric.
- the electrode films 3 a to 3 e which become internal conductors, are formed on one surface of the sheets by printing or like technique. Furthermore, in the first green sheets 2 b to 2 e , via holes 4 b to 4 e are provided at one end of each of the electrode films 3 b to 3 e .
- the upper and lower stages of first green sheets 2 a to 2 e are multilayered in sequence, causing the electrode films 3 a to 3 e to conduct in order to form two inductors 5 .
- each film is extended to the end of each of the green sheets 2 a and 2 e so that it connects to and provides conduction with the external electrode (not shown), forming extension electrodes 6 a and 6 e , respectively.
- the multilayer-type chip inductor 1 is obtained in the following way. As shown in FIG. 4, a predetermined number of dummy green sheets 2 f on which no electrode film is formed are multilayered in sequence to form a bottom portion of the device. Next, the first green sheets 2 a to 2 e containing the electrode films 3 a to 3 e on their respective top faces are multilayered on top of the dummy green sheets 2 f . Further, in the same manner, another series of green sheets 2 a to 2 e are multilayered, and a predetermined number of dummy green sheets 2 f are applied. Then, the body is contact-bonded and sintered. Then, external electrodes are formed at both ends (the right side and the left side in FIG. 4) of this sintered body.
- first green sheets 2 a to 2 e shown in FIG. 4 are formed with the electrode films 3 a to 3 e of a 3 ⁇ 4 turn, respectively, two inductors 5 of 3.5 turns are formed inside the sintered body.
- the external electrode on the right side is made to conduct with the extension electrodes 6 a and 6 a of the inductors 5 and 5
- the external electrode on the left side is made to conduct with the extension electrodes 6 e and 6 e of the inductors 5 and 5 . Therefore, as shown in FIG. 5, the multilayer-type chip inductor 1 is such that the two upper and lower inductors 5 and 5 are connected in parallel.
- FIGS. 6 and 7 Components in FIGS. 6 and 7 which are the same as those of the above-described first conventional example are given the same reference numerals and a detailed description thereof is omitted.
- a multilayer-type chip inductor 11 is formed in such a way that first green sheets 2 a to 2 e have electrode films 3 a to 3 e formed thereon, respectively.
- First green sheets 12 a to 12 e are similar to the first green sheets 2 a to 2 e .
- the green sheets 2 a to 2 e are alternately arranged (e.g., interleaved) in a multilayered fashion with the green sheets 12 a to 12 e .
- These multiple layers are then sintered, and then external electrodes (not shown) are formed at both ends of this sintered body.
- the first green sheets 12 a to 12 e are formed into sheets from an insulating ceramic slurry in the same manner as the first green sheets 2 a to 2 e , and electrode films 13 a to 13 e are formed on one surface thereof. Further, in the first green sheets 12 b to 12 e , via holes 14 b to 14 e are formed at the ends of the electrode films 13 b to 13 e , respectively. In the first green sheets 12 a to 12 d , via holes 17 a to 17 d are provided at the other ends of the electrode films 13 a to 13 d , respectively.
- the multilayer-type chip inductor 11 is obtained in the following way. As shown in FIG. 6, a predetermined number of dummy green sheets 2 f are multilayered in sequence to from a bottom portion. Next, the first green sheets 2 a , 12 a , 2 b , 12 b , 2 c , 12 c , 2 d , 12 d , 2 e , and 12 e are multilayered on top of the bottom portion, with each surface having an electrode formed on its top side. Further, a predetermined number of dummy green sheets 2 f are applied on top of the body, and then the body is contact-bonded and sintered. Then, external electrodes are formed at both ends (the right side and the left side in FIG. 6) of this sintered body.
- an inductor 15 of 3.5 turns which is made to branch into two lines via the respective via holes is formed within the multilayered body.
- the external electrode on the right side is made to conduct with the extension electrodes 6 a and 16 a of the inductor 15
- the external electrode on the left side is made to conduct with extension electrodes 6 e and 16 e of the inductor 15 .
- the DC resistance of the inductor is reduced, the following problems are present.
- the first conventional example because the decrease in inductance is large, the number of windings of the coil must be increased to maintain the inductance at a desired value.
- the second conventional example although the decrease in inductance is small, the number of via holes corresponding to via holes 17 a to 17 d provided in the first green sheets 12 a to 12 d and the number of types of first green sheets increases, causing the manufacturing process to become more complex.
- An object of the present invention is to solve at least the above-described problems. More specifically, an object of the present invention is to provide a method of manufacturing a multilayer-type chip inductor such that the DC resistance of the inductor is small without decreasing the inductance and the impedance.
- a method of manufacturing a multilayer-type chip inductor comprising the steps of: preparing a ceramic green sheet; forming an electrode film on one surface of the green sheet; multilayering a plurality of the green sheets in such a way that the surfaces having electrode films formed thereon face each other for pairs of the green sheets; contact-bonding the green sheets; and sintering the green sheets.
- the present invention provides a method of manufacturing a multilayer-type chip inductor, comprising the steps of: preparing a ceramic green sheet; overlaying a first green sheet having a coil-like electrode film of less than one complete turn formed on one surface of the green sheet and a second green sheet having formed thereon a coil-like electrode film which is symmetrical with the first green sheet so that the electrode films face each other in order to be formed into a pair; multilayering a plurality of such pairs of the green sheets; and sintering the green sheets, wherein the respective coil-like electrode films are made to conduct by via holes provided at the ends of the coil-like electrode films, thereby forming an inductor.
- the ceramic is an insulating ceramic.
- the method of manufacturing a multilayer-type chip inductor further includes a step of forming external electrodes which conduct to the ends of the inductor before or after being sintered.
- the manufacturing method of the present invention is less complex than the manufacturing method of the above-described second conventional example (e.g., because it reduces the number of via holes required).
- FIG. 1 is a perspective view illustrating a method of manufacturing a multilayer-type chip inductor before multilayering according to an exemplary embodiment of the present invention
- FIG. 2 is a perspective view of the multilayer-type chip inductor shown in FIG. 1;
- FIG. 3 is a longitudinal sectional view taken along the plane A of the multilayer-type chip inductor shown in FIG. 2;
- FIG. 4 is a perspective view of a multilayer-type chip inductor of a first conventional example before multilayering
- FIG. 5 is a longitudinal sectional view corresponding to FIG. 3 of the multilayer-type chip inductor of the first conventional example
- FIG. 6 is a perspective view of a multilayer-type chip inductor of a second conventional example before multilayering.
- FIG. 7 is a longitudinal sectional view corresponding to FIG. 3 of the multilayer-type chip inductor of the second conventional example.
- a multilayer-type chip inductor 21 is formed in such a way that each one of first green sheets 2 a to 2 e has electrode films 3 a to 3 e formed respectively thereon, and each one of second green sheets 22 a to 22 e has electrode films 23 a to 23 e formed respectively thereon. These green sheets are alternately multilayered and sintered. External electrodes 28 and 29 are formed at both ends of this sintered body.
- the second green sheets 22 a to 22 e are formed into sheets from an insulating ceramic slurry, such as ferrite or a dielectric or other suitable material. These sheets have electrode films 23 a to 23 e , which become internal conductors, respectively formed by printing or other suitable technique on one surface thereof.
- the respective electrode films 23 a to 23 e are formed symmetrically with respect to the electrode films 3 a to 3 e when they face the electrode films 3 a to 3 e .
- via holes 24 a to 24 d are formed at one end of each of the electrode films 23 a to 23 e .
- one end of each film is extended to the ends of the green sheets 22 a and 22 e so as to conduct to the external electrodes, forming extension electrodes 26 a and 26 e.
- the multilayer-type chip inductor 21 is obtained in the following way. As shown in FIG. 1, a predetermined number of dummy green sheets 2 f , on the surface of which no electrode film is formed, are multilayered in sequence to form a bottom portion of the device. Next, the first green sheet 2 a , the second green sheet 22 a , the first green sheet 2 b , the second green sheet 22 b , . . . the first green sheet 2 e , and the second green sheet 22 e are overlaid and multilayered in such a way that each pair of electrode films (the electrode film 3 a and the electrode film 23 a , . . . the electrode film 3 e and the electrode film 23 e ) face each other.
- a predetermined number of dummy green sheets 2 f are multilayered on top of the body, and then the body is contact-bonded and sintered. Then, external electrodes 28 and 29 are formed at both ends of this sintered body. Alternatively, the external electrodes can be applied before sintering.
- first green sheets 2 a to 2 e and the second green sheets 22 a to 22 e shown in FIG. 1 are formed with the electrode films 3 a to 3 e and the electrode films 23 a to 23 e of a 3 ⁇ 4 turn, respectively, in the multilayer-type chip inductor 21 , an inductor 25 of 3.5 turns is formed inside the multilayered body.
- One external electrode 28 is made to conduct with the extension electrodes 6 a and 6 a of the inductor 25
- the other external electrode 29 is made to conduct to the extension electrodes 6 e and 6 e of the inductor 25 .
- an inductor 25 whose internal conductor is thicker than the thickness of the internal conductor of the multilayer-type chip inductors 1 and 11 shown in FIGS. 5 and 7, that is, having a larger cross-sectional area, is formed inside the multilayered body.
- the multilayer-type chip inductor in accordance with the multilayer-type manufacturing method of the present invention is not limited to this embodiment, and various modifications are possible within the spirit and scope of the invention.
- an electrode film of a 3 ⁇ 4 turn is shown, in addition to this, the electrode film may be of a 1 ⁇ 2 turn.
- the shape of the electrode film is not limited to a coil shape, and may be a rectangular parallelepiped which connects the section between the two external electrodes by a straight line.
- the total number of windings of the inductor may be changed to any desired number of windings by increasing or decreasing the number of multilayers of the first and second green sheets.
- the multilayer-type chip inductor according to the present invention it is possible to reduce the DC resistance of the inductor without decreasing the inductance or the impedance. Further, the multilayer-type chip inductor according to the present invention becomes capable of withstanding a high-current load, and the allowable current value increases.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Coils Or Transformers For Communication (AREA)
- Manufacturing Cores, Coils, And Magnets (AREA)
Abstract
A method is provided for manufacturing a multilayer-type chip inductor having a small DC resistance without decreasing the inductance or the impedance. The method of manufacturing a multilayer-type chip inductor includes the steps of: preparing a ceramic green sheet; forming an electrode film on one surface of the green sheet; multilayering a plurality of the green sheets in such a way that the surfaces on which electrode films are formed face each other for pairs of the green sheets; contact-bonding the green sheets; and sintering the green sheets.
Description
This application claims priority under 35 U.S.C. § 119 to Japanese Patent Application No. 9-39153 filed in Japan on Feb. 24, 1997, the entire content of which is hereby incorporated by reference.
1. Field of the Invention
The present invention relates to a method of manufacturing a multilayer-type chip inductor, and in particular, a multilayer-type chip inductor having a small DC resistance.
2. Description of the Related Art
A method of reducing the DC resistance of a multilayer-type chip inductor involves increasing the cross-sectional area of an internal conductor. In order to increase the cross-sectional area of an internal conductor, the width and the thickness of the internal conductor may be increased. If the width of the internal conductor is increased, however, the inductance decreases. Increasing the cross-sectional area of the internal conductor also may cause various manufacturing problems. Therefore, it is difficult in practice to increase the cross-sectional area of the internal conductor. For this reason, a coil comprising parallel internal conductors has been conceived as a method for decreasing the DC resistance of an inductor.
First, a multilayer-type chip inductor of a first conventional example in which coils are connected in parallel will be described with reference to FIGS. 4 and 5. FIG. 5 is a cross-sectional view of the device shown in FIG. 4.
With reference to both FIGS. 4 and 5, a multilayer-type chip inductor 1 is formed in such a way that green sheets 2 a to 2 e having electrode films 3 a to 3 e formed thereon, respectively, are multilayered in two upper and lower stages and sintered together. Further, external electrodes (not shown) are formed on both ends of this sintered body.
The first green sheets 2 a to 2 e are formed into sheets from an insulating ceramic slurry, such as ferrite or a dielectric. The electrode films 3 a to 3 e, which become internal conductors, are formed on one surface of the sheets by printing or like technique. Furthermore, in the first green sheets 2 b to 2 e, via holes 4 b to 4 e are provided at one end of each of the electrode films 3 b to 3 e. The upper and lower stages of first green sheets 2 a to 2 e are multilayered in sequence, causing the electrode films 3 a to 3 e to conduct in order to form two inductors 5. In parts of the electrode films 3 a and 3 e, one end of each film is extended to the end of each of the green sheets 2 a and 2 e so that it connects to and provides conduction with the external electrode (not shown), forming extension electrodes 6 a and 6 e, respectively.
The multilayer-type chip inductor 1 is obtained in the following way. As shown in FIG. 4, a predetermined number of dummy green sheets 2 f on which no electrode film is formed are multilayered in sequence to form a bottom portion of the device. Next, the first green sheets 2 a to 2 e containing the electrode films 3 a to 3 e on their respective top faces are multilayered on top of the dummy green sheets 2 f. Further, in the same manner, another series of green sheets 2 a to 2 e are multilayered, and a predetermined number of dummy green sheets 2 f are applied. Then, the body is contact-bonded and sintered. Then, external electrodes are formed at both ends (the right side and the left side in FIG. 4) of this sintered body.
Since the first green sheets 2 a to 2 e shown in FIG. 4 are formed with the electrode films 3 a to 3 e of a ¾ turn, respectively, two inductors 5 of 3.5 turns are formed inside the sintered body.
The external electrode on the right side is made to conduct with the extension electrodes 6 a and 6 a of the inductors 5 and 5, and the external electrode on the left side is made to conduct with the extension electrodes 6 e and 6 e of the inductors 5 and 5. Therefore, as shown in FIG. 5, the multilayer-type chip inductor 1 is such that the two upper and lower inductors 5 and 5 are connected in parallel.
Next, a multilayer-type chip inductor of a second conventional example comprising a coil of parallel internal conductors will be described with reference to FIGS. 6 and 7. Components in FIGS. 6 and 7 which are the same as those of the above-described first conventional example are given the same reference numerals and a detailed description thereof is omitted.
A multilayer-type chip inductor 11 is formed in such a way that first green sheets 2 a to 2 e have electrode films 3 a to 3 e formed thereon, respectively. First green sheets 12 a to 12 e are similar to the first green sheets 2 a to 2 e. The green sheets 2 a to 2 e are alternately arranged (e.g., interleaved) in a multilayered fashion with the green sheets 12 a to 12 e. These multiple layers are then sintered, and then external electrodes (not shown) are formed at both ends of this sintered body.
The first green sheets 12 a to 12 e are formed into sheets from an insulating ceramic slurry in the same manner as the first green sheets 2 a to 2 e, and electrode films 13 a to 13 e are formed on one surface thereof. Further, in the first green sheets 12 b to 12 e, via holes 14 b to 14 e are formed at the ends of the electrode films 13 b to 13 e, respectively. In the first green sheets 12 a to 12 d, via holes 17 a to 17 d are provided at the other ends of the electrode films 13 a to 13 d, respectively.
The multilayer-type chip inductor 11 is obtained in the following way. As shown in FIG. 6, a predetermined number of dummy green sheets 2 f are multilayered in sequence to from a bottom portion. Next, the first green sheets 2 a, 12 a, 2 b, 12 b, 2 c, 12 c, 2 d, 12 d, 2 e, and 12 e are multilayered on top of the bottom portion, with each surface having an electrode formed on its top side. Further, a predetermined number of dummy green sheets 2 f are applied on top of the body, and then the body is contact-bonded and sintered. Then, external electrodes are formed at both ends (the right side and the left side in FIG. 6) of this sintered body.
Therefore, in the multilayer-type chip inductor 11, an inductor 15 of 3.5 turns which is made to branch into two lines via the respective via holes is formed within the multilayered body. The external electrode on the right side is made to conduct with the extension electrodes 6 a and 16 a of the inductor 15, and the external electrode on the left side is made to conduct with extension electrodes 6 e and 16 e of the inductor 15.
However, in the above-described conventional first and second examples, although the DC resistance of the inductor is reduced, the following problems are present. In the first conventional example, because the decrease in inductance is large, the number of windings of the coil must be increased to maintain the inductance at a desired value. In the second conventional example, although the decrease in inductance is small, the number of via holes corresponding to via holes 17 a to 17 d provided in the first green sheets 12 a to 12 d and the number of types of first green sheets increases, causing the manufacturing process to become more complex.
An object of the present invention is to solve at least the above-described problems. More specifically, an object of the present invention is to provide a method of manufacturing a multilayer-type chip inductor such that the DC resistance of the inductor is small without decreasing the inductance and the impedance.
To achieve the above-described object, according to the present invention, there is provided a method of manufacturing a multilayer-type chip inductor, comprising the steps of: preparing a ceramic green sheet; forming an electrode film on one surface of the green sheet; multilayering a plurality of the green sheets in such a way that the surfaces having electrode films formed thereon face each other for pairs of the green sheets; contact-bonding the green sheets; and sintering the green sheets.
More specifically, the present invention provides a method of manufacturing a multilayer-type chip inductor, comprising the steps of: preparing a ceramic green sheet; overlaying a first green sheet having a coil-like electrode film of less than one complete turn formed on one surface of the green sheet and a second green sheet having formed thereon a coil-like electrode film which is symmetrical with the first green sheet so that the electrode films face each other in order to be formed into a pair; multilayering a plurality of such pairs of the green sheets; and sintering the green sheets, wherein the respective coil-like electrode films are made to conduct by via holes provided at the ends of the coil-like electrode films, thereby forming an inductor.
Preferably, the ceramic is an insulating ceramic.
The method of manufacturing a multilayer-type chip inductor further includes a step of forming external electrodes which conduct to the ends of the inductor before or after being sintered.
As a result, as in the first and second conventional examples, it is possible to increase the cross-sectional area of the conductor and to reduce the DC resistance of the inductor. In the present invention, however, the design does not result in a decrease in the inductance and the impedance. Further, the manufacturing method of the present invention is less complex than the manufacturing method of the above-described second conventional example (e.g., because it reduces the number of via holes required).
The above and further objects, aspects and novel features of the invention will become more apparent from the following detailed description when read in connection with the accompanying drawings, in which:
FIG. 1 is a perspective view illustrating a method of manufacturing a multilayer-type chip inductor before multilayering according to an exemplary embodiment of the present invention;
FIG. 2 is a perspective view of the multilayer-type chip inductor shown in FIG. 1;
FIG. 3 is a longitudinal sectional view taken along the plane A of the multilayer-type chip inductor shown in FIG. 2;
FIG. 4 is a perspective view of a multilayer-type chip inductor of a first conventional example before multilayering;
FIG. 5 is a longitudinal sectional view corresponding to FIG. 3 of the multilayer-type chip inductor of the first conventional example;
FIG. 6 is a perspective view of a multilayer-type chip inductor of a second conventional example before multilayering; and
FIG. 7 is a longitudinal sectional view corresponding to FIG. 3 of the multilayer-type chip inductor of the second conventional example.
The preferred embodiment of the present invention will be described below in detail with reference to FIGS. 1 to 3. Components which are the same as those of the above-described conventional examples are given the same reference numerals. Detailed description of these common components is omitted.
A multilayer-type chip inductor 21 is formed in such a way that each one of first green sheets 2 a to 2 e has electrode films 3 a to 3 e formed respectively thereon, and each one of second green sheets 22 a to 22 e has electrode films 23 a to 23 e formed respectively thereon. These green sheets are alternately multilayered and sintered. External electrodes 28 and 29 are formed at both ends of this sintered body.
In the same manner as the first green sheets 2 a to 2 e, the second green sheets 22 a to 22 e are formed into sheets from an insulating ceramic slurry, such as ferrite or a dielectric or other suitable material. These sheets have electrode films 23 a to 23 e, which become internal conductors, respectively formed by printing or other suitable technique on one surface thereof. The respective electrode films 23 a to 23 e are formed symmetrically with respect to the electrode films 3 a to 3 e when they face the electrode films 3 a to 3 e. Further, in the second green sheets 22 a to 22 d, via holes 24 a to 24 d are formed at one end of each of the electrode films 23 a to 23 e. In parts of the electrode films 23 a and 23 e, one end of each film is extended to the ends of the green sheets 22 a and 22 e so as to conduct to the external electrodes, forming extension electrodes 26 a and 26 e.
The multilayer-type chip inductor 21 is obtained in the following way. As shown in FIG. 1, a predetermined number of dummy green sheets 2 f, on the surface of which no electrode film is formed, are multilayered in sequence to form a bottom portion of the device. Next, the first green sheet 2 a, the second green sheet 22 a, the first green sheet 2 b, the second green sheet 22 b, . . . the first green sheet 2 e, and the second green sheet 22 e are overlaid and multilayered in such a way that each pair of electrode films (the electrode film 3 a and the electrode film 23 a, . . . the electrode film 3 e and the electrode film 23 e) face each other. Further, a predetermined number of dummy green sheets 2 f are multilayered on top of the body, and then the body is contact-bonded and sintered. Then, external electrodes 28 and 29 are formed at both ends of this sintered body. Alternatively, the external electrodes can be applied before sintering.
Since the first green sheets 2 a to 2 e and the second green sheets 22 a to 22 e shown in FIG. 1 are formed with the electrode films 3 a to 3 e and the electrode films 23 a to 23 e of a ¾ turn, respectively, in the multilayer-type chip inductor 21, an inductor 25 of 3.5 turns is formed inside the multilayered body. One external electrode 28 is made to conduct with the extension electrodes 6 a and 6 a of the inductor 25, and the other external electrode 29 is made to conduct to the extension electrodes 6 e and 6 e of the inductor 25.
Therefore, in the multilayer-type chip inductor 21, as shown in FIG. 3, an inductor 25, whose internal conductor is thicker than the thickness of the internal conductor of the multilayer- type chip inductors 1 and 11 shown in FIGS. 5 and 7, that is, having a larger cross-sectional area, is formed inside the multilayered body.
The multilayer-type chip inductor in accordance with the multilayer-type manufacturing method of the present invention is not limited to this embodiment, and various modifications are possible within the spirit and scope of the invention. For example, although an electrode film of a ¾ turn is shown, in addition to this, the electrode film may be of a ½ turn. Further, the shape of the electrode film is not limited to a coil shape, and may be a rectangular parallelepiped which connects the section between the two external electrodes by a straight line.
Further, the total number of windings of the inductor may be changed to any desired number of windings by increasing or decreasing the number of multilayers of the first and second green sheets.
As described above, in the method of manufacturing a multilayer-type chip inductor according to the present invention, since green sheets are multilayered so that surfaces on which electrode films are formed face each other in order to form an inductor, the thickness of the internal conductor is large, and the cross-sectional area increases accordingly.
Therefore, in the multilayer-type chip inductor according to the present invention, it is possible to reduce the DC resistance of the inductor without decreasing the inductance or the impedance. Further, the multilayer-type chip inductor according to the present invention becomes capable of withstanding a high-current load, and the allowable current value increases.
Many different embodiments of the present invention may be constructed without departing from the spirit and scope of the present invention. It should be understood that the present invention is not limited to the specific embodiment described in this specification. To the contrary, the present invention is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the invention as hereafter claimed. The scope of the following claims is to be accorded the broadest interpretation so as to encompass all such modifications, equivalent structures and functions.
Claims (16)
1. A method of manufacturing a multilayer chip inductor, comprising the steps of:
preparing a plurality of ceramic green sheets;
forming an electrode film on a surface of each of said plurality of green sheets; and
assembling said plurality of green sheets such that a first pair of said green sheets are arranged such that the electrode films on their respective sheet surfaces face each other and are in electrical contact with each other, and such that a second pair of said green sheets are arranged such that the electrode films on their respective sheet surfaces face each other and are in electrical contact with each other, wherein the first and second pairs of green sheets face each other at another surface of the green sheets on which the electrode film is not formed such that the first and second pair of green sheets are electrically connected by via holes formed in the green sheets which face each other at the another surface on which electrode film is not formed.
2. The method of claim 1, wherein said at least one pair of said sheets are arranged such the electrode films on their respective sheet surfaces are spatially aligned with each other when the sheets of said pair are placed together.
3. The method of claim 1, wherein said at least one pair comprises a plurality of pairs of green sheets, each of said pairs of said green sheets being arranged such that the electrode films on their respective sheet surfaces face each and are in electrical contact with each other.
4. The method of claim 3, wherein said plurality of pairs are electrically connected to each other.
5. The method of claim 4, wherein said plurality of pairs are connected to each other by at least one via hole.
6. The method of claim 3, wherein said electrode films on each of said green sheets comprises a conductive pattern forming a partial turn, such that, when said electrode films are connected together, at least one inductor is formed.
7. The method of claim 6, further comprising the step of forming external electrodes which conduct with ends of said inductor.
8. The method of claim 1, wherein at least one of said electrode films extends to an edge portion of its respective green sheet.
9. The method of claim 8, further comprising the step of forming at least one external electrode which connects with said at least one of said electrode films which extends to it respective edge portion.
10. The method of claim 1, further comprising a step of forming a plurality of dummy green sheets on the bottom of said at least one pair, each of said dummy green sheets having no electrode film on the surface thereof.
11. The method of claim 10, further comprising a step of forming a plurality of dummy green sheets on the top of said at least one pair, each of said dummy green sheets having no electrode film on the surface thereof.
12. The method of claim 1, further comprising the steps of, after said step of assembling:
contact-bonding the green sheets; and
sintering the green sheets.
13. The method of claim 1, wherein said ceramic is an insulating ceramic.
14. A method of manufacturing a multilayer chip inductor, comprising the steps of:
preparing a ceramic green sheet;
overlaying a first green sheet having an electrode film of less than one complete turn formed on one surface thereof and a second green sheet having formed thereon another electrode film which is symmetrical with respect to said first green sheet so that said electrode films face each other in order to be formed into a first pair;
overlaying a third green sheet having an electrode film of less than one complete turn formed on one surface thereof and a fourth green sheet having formed thereon another electrode film which is symmetrical with respect to said third green sheet so that said electrode films face each other in order to be formed into a second pair;
multilayering a plurality of such pairs of said green sheets;
contact-bonding the green sheets; and
sintering the green sheets,
wherein the first and second pair of green sheets are selectively interconnected by via holes provided at ends of said electrode films, thereby forming an inductor, wherein the first and second pair of green sheets face each other at another surface of the green sheets on which the electrode film is not formed such that the first and second pair of green sheets are electrically connected by via holes formed in the green sheets which face each other at the another surface on which electrode film is not formed.
15. The method of claim 14, wherein said ceramic is an insulating ceramic.
16. The method of claim 14, further comprising the step of forming external electrodes which conduct to the ends of said inductor before or after being sintered.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/808,135 US6483414B2 (en) | 1997-02-24 | 2001-03-15 | Method of manufacturing multilayer-type chip inductors |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP03915397A JP3362764B2 (en) | 1997-02-24 | 1997-02-24 | Manufacturing method of multilayer chip inductor |
JP9-039153 | 1997-02-24 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/808,135 Division US6483414B2 (en) | 1997-02-24 | 2001-03-15 | Method of manufacturing multilayer-type chip inductors |
Publications (1)
Publication Number | Publication Date |
---|---|
US6223422B1 true US6223422B1 (en) | 2001-05-01 |
Family
ID=12545172
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/028,748 Expired - Lifetime US6223422B1 (en) | 1997-02-24 | 1998-02-24 | Method of manufacturing multilayer-type chip inductors |
US09/808,135 Expired - Lifetime US6483414B2 (en) | 1997-02-24 | 2001-03-15 | Method of manufacturing multilayer-type chip inductors |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/808,135 Expired - Lifetime US6483414B2 (en) | 1997-02-24 | 2001-03-15 | Method of manufacturing multilayer-type chip inductors |
Country Status (3)
Country | Link |
---|---|
US (2) | US6223422B1 (en) |
JP (1) | JP3362764B2 (en) |
TW (1) | TW364128B (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6413340B1 (en) * | 1998-10-20 | 2002-07-02 | Tdk Corporation | Method for the preparation of laminated inductor device |
US20020105788A1 (en) * | 2000-11-09 | 2002-08-08 | Murata Manufacturing Co., Ltd. | Method of manufacturing laminated ceramic electronic component and laminated ceramic electronic component |
US6544365B2 (en) * | 2000-01-12 | 2003-04-08 | Murata Manufacturing Co., Ltd. | Method of producing laminated ceramic electronic component |
US6730183B2 (en) * | 1999-12-20 | 2004-05-04 | Murata Manufacturing Co., Ltd. | Laminated ceramic electronic components and manufacturing method therefor |
US20050174208A1 (en) * | 2002-09-30 | 2005-08-11 | Tdk Corporation | Inductive element and manufacturing method of the same |
US20050179514A1 (en) * | 2003-07-04 | 2005-08-18 | Takahiro Yamamoto | Multilayer ceramic electronic component, multilayer coil component and process for producing multilayer ceramic electronic component |
US20110012701A1 (en) * | 2008-12-08 | 2011-01-20 | Jun Lu | Multilayer inductor |
US20120236519A1 (en) * | 2008-02-18 | 2012-09-20 | Cyntec Co., Ltd | Electronic package structure |
CN101728055B (en) * | 2008-10-30 | 2012-10-17 | 株式会社村田制作所 | Electronic component |
US20130214889A1 (en) * | 2012-02-21 | 2013-08-22 | Samsung Electro-Mechanics Co., Ltd. | Multilayer type inductor and method of manufacturing the same |
CN104979070A (en) * | 2014-04-11 | 2015-10-14 | 三星电机株式会社 | Multilayer electronic component |
US20150371753A1 (en) * | 2014-06-19 | 2015-12-24 | Samsung Electro-Mechanics Co., Ltd. | Chip coil component |
US20170135204A1 (en) * | 2015-11-10 | 2017-05-11 | He Bei Sinopack Electronic Tech Co., Ltd. | Ceramic insulator for electronic packaging and method for fabricating the same |
US9889572B2 (en) | 2010-08-11 | 2018-02-13 | Thomas J. Bucco | Razor with cutting blade rotatable about multiple axes |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6303423B1 (en) | 1998-12-21 | 2001-10-16 | Megic Corporation | Method for forming high performance system-on-chip using post passivation process |
KR100320943B1 (en) * | 1999-06-15 | 2002-02-06 | 이형도 | chip type splitter |
KR100466884B1 (en) * | 2002-10-01 | 2005-01-24 | 주식회사 쎄라텍 | Stacked coil device and fabrication method therof |
US8384189B2 (en) | 2005-03-29 | 2013-02-26 | Megica Corporation | High performance system-on-chip using post passivation process |
TW200717549A (en) * | 2005-10-14 | 2007-05-01 | Murata Manufacturing Co | Multiplayer coil component |
US8004792B2 (en) * | 2007-04-12 | 2011-08-23 | International Business Machines Corporation | Magnetic write transducer |
CN102084441A (en) * | 2008-07-22 | 2011-06-01 | 株式会社村田制作所 | Electronic component and method for manufacturing same |
KR101188182B1 (en) * | 2009-02-02 | 2012-10-09 | 가부시키가이샤 무라타 세이사쿠쇼 | Laminated inductor |
JP5835252B2 (en) * | 2013-03-07 | 2015-12-24 | 株式会社村田製作所 | Electronic components |
KR20150058869A (en) * | 2013-11-21 | 2015-05-29 | 삼성전기주식회사 | Multi-layered inductor |
CN104900373A (en) * | 2014-03-04 | 2015-09-09 | 深圳振华富电子有限公司 | Large power chip multilayer inductor |
JP6418135B2 (en) * | 2015-11-04 | 2018-11-07 | 株式会社村田製作所 | Electronic components |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5802688A (en) * | 1994-07-04 | 1998-09-08 | Murata Manufacturing Co., Ltd. | Method of producing electronic parts with an electrode pattern between two dielectric substrates |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59189212U (en) * | 1983-05-18 | 1984-12-15 | 株式会社村田製作所 | chip type inductor |
US5302932A (en) * | 1992-05-12 | 1994-04-12 | Dale Electronics, Inc. | Monolythic multilayer chip inductor and method for making same |
JP3097569B2 (en) * | 1996-09-17 | 2000-10-10 | 株式会社村田製作所 | Manufacturing method of multilayer chip inductor |
-
1997
- 1997-02-24 JP JP03915397A patent/JP3362764B2/en not_active Expired - Lifetime
-
1998
- 1998-02-19 TW TW087102322A patent/TW364128B/en not_active IP Right Cessation
- 1998-02-24 US US09/028,748 patent/US6223422B1/en not_active Expired - Lifetime
-
2001
- 2001-03-15 US US09/808,135 patent/US6483414B2/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5802688A (en) * | 1994-07-04 | 1998-09-08 | Murata Manufacturing Co., Ltd. | Method of producing electronic parts with an electrode pattern between two dielectric substrates |
Cited By (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6413340B1 (en) * | 1998-10-20 | 2002-07-02 | Tdk Corporation | Method for the preparation of laminated inductor device |
US6730183B2 (en) * | 1999-12-20 | 2004-05-04 | Murata Manufacturing Co., Ltd. | Laminated ceramic electronic components and manufacturing method therefor |
US6544365B2 (en) * | 2000-01-12 | 2003-04-08 | Murata Manufacturing Co., Ltd. | Method of producing laminated ceramic electronic component |
US20020105788A1 (en) * | 2000-11-09 | 2002-08-08 | Murata Manufacturing Co., Ltd. | Method of manufacturing laminated ceramic electronic component and laminated ceramic electronic component |
US20040141297A1 (en) * | 2000-11-09 | 2004-07-22 | Murata Manufacturing Co., Ltd. | Method of manufacturing laminated ceramic electronic component and laminated ceramic electronic component |
US6956455B2 (en) | 2000-11-09 | 2005-10-18 | Murata Manufacturing Co., Ltd. | Method of manufacturing laminated ceramic electronic component and laminated ceramic electronic component |
US20050174208A1 (en) * | 2002-09-30 | 2005-08-11 | Tdk Corporation | Inductive element and manufacturing method of the same |
US7212095B2 (en) * | 2002-09-30 | 2007-05-01 | Tdk Corporation | Inductive element and manufacturing method of the same |
US20050179514A1 (en) * | 2003-07-04 | 2005-08-18 | Takahiro Yamamoto | Multilayer ceramic electronic component, multilayer coil component and process for producing multilayer ceramic electronic component |
US9001527B2 (en) * | 2008-02-18 | 2015-04-07 | Cyntec Co., Ltd. | Electronic package structure |
US20120236519A1 (en) * | 2008-02-18 | 2012-09-20 | Cyntec Co., Ltd | Electronic package structure |
CN101728055B (en) * | 2008-10-30 | 2012-10-17 | 株式会社村田制作所 | Electronic component |
US8302287B2 (en) * | 2008-12-08 | 2012-11-06 | Alpha And Omega Semiconductor Incorporated | Method of manufacturing a multilayer inductor |
US20110012701A1 (en) * | 2008-12-08 | 2011-01-20 | Jun Lu | Multilayer inductor |
US11235486B2 (en) | 2010-08-11 | 2022-02-01 | Sphere Usa, Llc | Razor with cutting blade rotatable about multiple axes |
US9889572B2 (en) | 2010-08-11 | 2018-02-13 | Thomas J. Bucco | Razor with cutting blade rotatable about multiple axes |
US20130214889A1 (en) * | 2012-02-21 | 2013-08-22 | Samsung Electro-Mechanics Co., Ltd. | Multilayer type inductor and method of manufacturing the same |
US9583254B2 (en) * | 2014-04-11 | 2017-02-28 | Samsung Electro-Mechanics Co., Ltd. | Multilayer electronic component |
US20150294779A1 (en) * | 2014-04-11 | 2015-10-15 | Samsung Electro-Mechanics Co., Ltd. | Multilayer electronic component |
CN104979070A (en) * | 2014-04-11 | 2015-10-14 | 三星电机株式会社 | Multilayer electronic component |
US9543070B2 (en) * | 2014-06-19 | 2017-01-10 | Samsung Electro-Mechanics Co., Ltd. | Chip coil component |
US20150371753A1 (en) * | 2014-06-19 | 2015-12-24 | Samsung Electro-Mechanics Co., Ltd. | Chip coil component |
US9875840B2 (en) | 2014-06-19 | 2018-01-23 | Samsung Electro-Mechanics Co., Ltd. | Chip coil component |
US20170135204A1 (en) * | 2015-11-10 | 2017-05-11 | He Bei Sinopack Electronic Tech Co., Ltd. | Ceramic insulator for electronic packaging and method for fabricating the same |
US9713252B2 (en) * | 2015-11-10 | 2017-07-18 | He Bei Sinopack Electronic Tech Co., Ltd. | Ceramic insulator for electronic packaging and method for fabricating the same |
US20170257946A1 (en) * | 2015-11-10 | 2017-09-07 | He Bei Sinopack Electronic Tech Co., Ltd. | Method for fabricating ceramic insulator for electronic packaging |
US9999125B2 (en) * | 2015-11-10 | 2018-06-12 | He Bei Sinopack Electronic Tech Co., Ltd. | Method for fabricating ceramic insulator for electronic packaging |
Also Published As
Publication number | Publication date |
---|---|
US6483414B2 (en) | 2002-11-19 |
JPH10241982A (en) | 1998-09-11 |
US20010020885A1 (en) | 2001-09-13 |
TW364128B (en) | 1999-07-11 |
JP3362764B2 (en) | 2003-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6223422B1 (en) | Method of manufacturing multilayer-type chip inductors | |
US4803453A (en) | Laminated transformer | |
US6157285A (en) | Laminated inductor | |
JP2539367Y2 (en) | Multilayer electronic components | |
US6222427B1 (en) | Inductor built-in electronic parts using via holes | |
US6590486B2 (en) | Multilayer inductor | |
JP3039538B1 (en) | Multilayer inductor | |
JP3164000B2 (en) | Multilayer inductor | |
US6498555B1 (en) | Monolithic inductor | |
KR101843283B1 (en) | Coil Electronic Component | |
US6191667B1 (en) | Lamination type inductor array | |
JP3201309B2 (en) | Laminated coil and method of manufacturing the same | |
JP3545701B2 (en) | Common mode choke | |
JPH0258813A (en) | Layer-built inductor | |
JPH0296312A (en) | Integrated power capacitor and inductor/transformer using insulated amorphous metal ribbon | |
JPH03219605A (en) | Laminated-type inductance element | |
JP3554780B2 (en) | Multilayer electronic components | |
JPH08130115A (en) | Electronic chip component | |
JP2000260621A (en) | Stacked type common mode choke coil | |
JPH08264320A (en) | Chip inductor array | |
KR100293307B1 (en) | Stacked ferrite inductor and method for manufacturing the same | |
JPH07320936A (en) | Laminated chip inductor | |
JPH10215134A (en) | Laminated emi filter | |
JP2542841Y2 (en) | Laminated composite parts | |
JPH0744113B2 (en) | Multilayer inductor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MURATA MANUFACTURING CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TAKEUCHI, HIROYUKI;IKEDA, MASAHARU;NISHII, MOTOI;REEL/FRAME:009000/0718;SIGNING DATES FROM 19980206 TO 19980209 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |