US6157947A - Method, apparatus, system, and program storage device for distributing intellectual property - Google Patents

Method, apparatus, system, and program storage device for distributing intellectual property Download PDF

Info

Publication number
US6157947A
US6157947A US09/245,919 US24591999A US6157947A US 6157947 A US6157947 A US 6157947A US 24591999 A US24591999 A US 24591999A US 6157947 A US6157947 A US 6157947A
Authority
US
United States
Prior art keywords
intellectual property
users
user
reused
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/245,919
Inventor
Yoshiaki Watanabe
Shigeyo Iino
Yasuaki Morita
Kazuhiro Nishimori
Ichiro Kijima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Assigned to FUJITSU LIMITED reassignment FUJITSU LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: IINO, SHIGEYO, KIJIMA, ICHIRO, MORITA, YASUAKI, NISHIMORI, KAZUHIRO, WATANABE, YOSHIAKI
Application granted granted Critical
Publication of US6157947A publication Critical patent/US6157947A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06Q—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q30/00—Commerce
    • G06Q30/06—Buying, selling or leasing transactions

Definitions

  • the present invention relates to a method, apparatus, system, and program storage device for distributing intellectual property, in particular, to a system for distributing semiconductor design property (design information) through the Internet and intranets.
  • IP intellectual property
  • cores multicells
  • circuit libraries circuit libraries
  • software parts for microprocessors and for built-in units.
  • IP intellectual property
  • a system is needed for promoting the distribution thereof.
  • a system that uses the Internet and intranets to distribute intellectual property.
  • An object of the present invention is to provide a distribution technique (method, apparatus, system, and program storage device) for distributing intellectual property, in particular, semiconductor design property, so that users can easily re-use it.
  • Another object of the present invention is to provide a distribution technique that realizes the maximum use of shared intellectual property.
  • a distribution apparatus for distributing intellectual property to be reused for semiconductor product designing comprising a memory portion for registering intellectual property, users, and services available for the users; a processing portion, connected to the memory portion, for providing a user with a service allowed for the user; and a communication portion, connected to the processing portion, for automatically distributing the intellectual property.
  • the memory portion may register control information about the services, retrieval information about the intellectual property, and extraction information about the intellectual property.
  • the intellectual property may include a catalog used when retrieving the intellectual property, contents effectively representing the intellectual property, and circuit data to be reused for designing a semiconductor product; and the registered intellectual property may be processed according to the services so that the users can use the intellectual property.
  • the catalog may be processed and stored in the memory portion, and when a plurality of intellectual properties are obtained as a retrieval result, these intellectual properties may be displayed by comparing items therebetween.
  • the items may be determined by the user.
  • the catalog may be registered collectively or through a menu according to category information, and the intellectual property may be processed according to the category information.
  • the circuit data may be prepared for each development stage of semiconductor products so that a proper piece of circuit data may be reused for a given development stage.
  • the circuit data may be registered according to registration rules that are set in advance.
  • the users may be divided into groups that are related to disclosure extents; and each piece of intellectual property may be registered with a disclosure extent so that each piece of the intellectual property may be disclosed to the users according to the disclosure extent.
  • a catalog of a given piece of intellectual property may be registered with a mask that defines a disclosure extent of the catalog.
  • the memory portion may register category information for intellectual property so that the intellectual property may be distributed among different environments according to the category information.
  • a retrieval operation on the catalog may be carried out by narrowing hierarchical categories related to the catalog and by specifying key words and at least one category item.
  • a mailing state may be registered at a specific occasion for each user to indicate whether or not information about the registration of intellectual property must be passed to the user; and mail may be sent to the user, according to the mailing state, on a specific occasion.
  • Each piece of intellectual property may be registered with a display condition on a specific occasion so that the intellectual property may be processed and displayed according to the display condition.
  • the specific occasion may be at the time of registering, updating and deleting the intellectual property, and the time of changing disclosure extents.
  • a log of users who accessed the intellectual property may be collected; and the log may be processed and displayed according to users and may be automatically linked with groupware so that the processed log may be provided to the users.
  • a distribution apparatus for distributing intellectual property for be reused for semiconductor product designing, comprising a registration means for registering intellectual property, users, and services available for the users; an execution means for providing a user with a service allowed for the user; and a distribution means for automatically distributing the intellectual property.
  • a distribution system having at least one server for distributing intellectual property to be reused for semiconductor product designing, wherein the server comprises a memory portion for registering intellectual property, users, and services available for the users; a processing portion, connected to the memory portion, for providing a user with a service allowed for the user; and a communication portion, connected to the processing portion, for automatically distributing the intellectual property.
  • the distribution system may comprise a plurality of servers that are hierarchically managed; and information about the servers may be registered with hierarchical information and disclosure extents so that intellectual property may be transferred among the servers according to the hierarchical information and disclosure extents.
  • the information about the servers may be registered with disclosure approval conditions so that a given server may disclose only approved intellectual property pieces.
  • the servers may be connected to one another through networks.
  • a distribution method for distributing intellectual property to be reused for semiconductor product designing comprising the steps of registering intellectual property, users, and services available to the users; providing a user with a service allowed for the user; and automatically distributing the intellectual property.
  • a program storage device readable by a machine, tangibly embodying a program of instructions executable by the machine to perform a distribution method of distributing intellectual property to be reused for semiconductor product designing, the method comprising the steps of registering intellectual property, users, and services available for the users; providing a user with a service allowed for the user; and automatically distributing the intellectual property.
  • FIG. 1 is a diagram schematically showing an example of a system LSI
  • FIG. 2 is a diagram conceptionally showing a system for distributing intellectual property according to the present invention
  • FIG. 3 is a block diagram schematically showing an example of a system for distributing intellectual property according to the present invention
  • FIG. 4 is a block diagram schematically showing an example of a system configuration according to the present invention.
  • FIG. 5 is a block diagram showing an essential part of the system (system for distributing intellectual property) of the present invention.
  • FIG. 6 is a diagram for explaining an example of processes carried out in the system of the present invention.
  • FIGS. 7A and 7B are diagrams schematically showing an example of a display screen used when carrying out registration, update, and deletion processes in the system of the present invention.
  • FIGS. 8A, 8B, and 8C are diagrams schematically showing an example of a display screen used when carrying out a retrieval process in the system of the present invention.
  • FIG. 9 is a block diagram schematically showing two servers in the system of the present invention.
  • FIG. 10 is a diagram for explaining operations of the two servers shown in FIG. 9;
  • FIG. 11 is a diagram for explaining an example of a SGML data processing in the system of the present invention.
  • FIG. 12 is a diagram schematically showing a structure of intellectual property, in particular, semiconductor design property handled by the system of the present invention.
  • FIG. 13 is a diagram showing examples of the intellectual property
  • FIG. 14 is a diagram for explaining an example of a category conversion process carried out in the system of the present invention.
  • FIG. 15 is a diagram for explaining an example of a comparison displaying process carried out in the system of the present invention.
  • FIG. 16 is a diagram schematically showing an example of a display screen used when carrying out a comparison displaying process in the system of the present invention.
  • FIG. 17 is a diagram for explaining an example of a catalog information entering process carried out in the system of the present invention.
  • FIG. 18 is a diagram for explaining an example of intellectual property suitably provided for each development stage by the system of the present invention.
  • FIG. 19 is a diagram for explaining an example of a process of setting a disclosure extent and a mask in the system of the present invention.
  • FIG. 20 is a diagram for explaining an example of server information handled by the system of the present invention.
  • FIG. 21 is a diagram for explaining an example of an approval process carried out in the system of the present invention.
  • FIG. 22 is a diagram for explaining an example of a retrieval process carried out in the system of the present invention.
  • FIG. 23 is a diagram for explaining an example of a mailing process carried out in the system of the present invention.
  • FIG. 24 is a diagram for explaining an example of a displaying process carried out in the system of the present invention.
  • FIG. 25 is a diagram for explaining an example of a logging process carried out in the system of the present invention.
  • FIG. 26 is a diagram dynamically showing various processes carried out in the system of the present invention.
  • FIG. 27 is a diagram schematically showing a server and a storage medium installed in the system of the present invention.
  • system ASICs application specific integrated circuits
  • ASSP application specific standard product
  • peripheral logic circuits memories
  • communication protocol processor communication protocol processor
  • I/O bus interface integrated into a single chip.
  • System LSIs mentioned in this specification cover system ASICs, MPUs, and ASSPs.
  • the system LSIs are provided with circuit blocks containing a core, memories, and peripheral circuits according to required functions.
  • the increased integration and complicated functions raise a problem in the system LSIs of increasing the number of processes and the duration of development.
  • the distribution of ASSPs is changing from individual chip distribution to intellectual property distribution.
  • FIG. 1 shows a multimedia LSI, which is one of the system LSIs.
  • the LSI 1 comprises a DSP (digital signal processor) block 11, an MPEG (Motion Picture Expert Group) block 12, and an ATM (asynchronous transfer mode) block 13. These blocks 11, 12, and 13 are provided in the form of intellectual property.
  • DSP digital signal processor
  • MPEG Motion Picture Expert Group
  • ATM asynchronous transfer mode
  • FIG. 2 conceptionally shows a system for distributing intellectual property according to the present invention.
  • IP intellectual property
  • DSP core block
  • MPEG core block
  • ATM core and the like
  • IP Highway system IP Highway system
  • FIG. 3 is a general view showing an example of the intellectual property distribution system of the present invention applied to, as an example, F company.
  • the system includes an internet IH ("IH" represents "intellectual property highway") server 100 of the F company, internet IH servers 101, 102, 103, and the like of other companies connected to the server 100 through the Internet 110, firewalls 120 and 130, an intranet IH server 200 of the F company, intranet IH servers 210, 220, and 230 provided for divisions of the F company, intranet servers 231 and 232 provided for project teams of the F company, a server 233 for a specific customer, a private line 140, the specific customer 234, a manager 240, and a user 250.
  • IH represents "intellectual property highway"
  • an intranet IH server 200 of the F company intranet IH servers 210, 220, and 230 provided
  • the IH servers are capable of transmitting pieces of intellectual property at high speed.
  • the intellectual property is semiconductor design property related to cores (megacells), circuit libraries, and software parts for microprocessors for built-in devices.
  • Each piece of intellectual property includes a catalog, contents, a stamp, and design data.
  • the catalog shows the provider, functions, specifications, and business conditions of the intellectual property.
  • the contents include data sheets, bug and update information, and questions and answers related to the intellectual property.
  • the stamp indicates the registration date, disclosure extent, and the number of references to the intellectual property.
  • the design data is expressed in Verilog-HDL (hardware description language), VHDL (VHSIC hardware description language), or GDSII.
  • the distribution system connects the IH servers to one another through the Internet 110 to share intellectual property for system LSIs in real time.
  • the server 100 is provided for each company or each office to collect information about intellectual property and disclose its own intellectual property worldwide.
  • the server 200 serves as a parent intranet server of the F company, to collect information about intellectual property through the F company and provide users in the F company with the collected information so that the users may efficiently utilize intellectual property worldwide.
  • the server 200 transfers intellectual property among the child servers 210, 220, and the like.
  • the child servers 210, 220, and the like are provided for divisions of the F company, respectively, to transfer intellectual property among them.
  • Any child server (230 in FIG. 3) may have grandchild intranet servers 231 and 232, which are connected to project teams of the F company, respectively.
  • the child server 230 is connected to the specific customer server 233 through the firewall 130.
  • the server 233 may be connected to a server of the specific customer 234 through the private line 140.
  • the distribution system of the present invention is achievable in various ways.
  • the child intranet servers, grandchild intranet servers, specific customer servers, etc. are not always necessary for the system of the present invention.
  • FIG. 4 schematically shows an example of a system configuration according to the present invention.
  • a plurality of IH servers, IP users, and IP providers are included in the distribution system.
  • the IP users and IP providers are connected by using a http (Hyper-Text Transfer Protocol) through a httpd server in the F company IH server.
  • the IP user registers IP outlines into a database of the F company IH server by using the http, and the IP user retrieves and refers the IP outlines stored in the data base by using the http.
  • design data know how, Q & A (questions and answers), use records, and update data are also stored.
  • CORBA Common Object Request Broker Architecture
  • LSI designers IP users
  • standard technologies which are easy for many companies to use, are employed for the server communication.
  • SGML Standard Generalized Markup Language
  • search engines employ a classification method for IP items and a comparison method for IP information, that are searched.
  • FIG. 5 shows an essential part of the distribution system according to the present invention
  • FIG. 6 shows processes carried out in the server 210 of the division A of the F company.
  • the server 210 is connected to the server 200 through a LAN (local area network).
  • step S11 the manager 240 registers control information and user information in the server 210.
  • the manager 240 registers server control data such as a server name, the necessity of approval when disclosing data, data transfer timing, data retention period, a manager name, a group name, user names, and services provided.
  • steps S12, S13, and S14 a user 250 refers to the registered data when registering and retrieving a piece of intellectual property from and through the server 210.
  • the user 250 may change a password and the disclosure extent of an intellectual property piece stored in the server 210.
  • the user 250 may register, update, delete, retrieve, refer to, and extract an intellectual property piece from and through the server 210.
  • FIGS. 7A and 7B show an example of a display screen used when registering, updating, and deleting an intellectual property piece and changing the disclosure extent of an intellectual property piece in the system of the present invention.
  • FIGS. 8A, 8B, and 8C show an example of a display screen used when retrieving, registering, updating, and deleting intellectual property and changing the disclosure extent of intellectual property.
  • FIGS. 7A to 8C handle intellectual property related to MPEG2 and SPARC (registered trade mark).
  • FIG. 9 schematically shows two servers in the distribution system of the present invention
  • FIG. 10 is a diagram for explaining operations of the two servers shown in FIG. 9.
  • FIGS. 9 and 10 only two servers 20 and 30 are described in order to easily and simply explain the operations therebetween, however, a plurality of servers are included in the distribution system and connected by using the Internet and intranets in practice.
  • each server 20, 30 comprises a processing portion 21, 22, a memory portion 22, 32, and a communication portion 23, 33, respectively.
  • the memory portion 22, 32 is used to register intellectual property, users, and services available for the users;
  • the processing portion 21, 31, which is connected to the memory portion 22, 32, is used to provide a user with a service allowed for the user;
  • the communication portion 23, 33, which is connected to the processing portion, is used to automatically distribute the intellectual property.
  • the server 20 is a transferring request server (client) requesting intellectual property (IP information)
  • the server 30 is a data storing server storing the IP information.
  • a data transferring process (transferring IP information) is started and carried out in accordance with a transferring request of the client (transferring request server 20).
  • CORBA Common Object Request Broker Architecture
  • FTP File Transfer Protocol
  • CORBA is a standard communication architecture between distributed objects in the intranets
  • FTP is a standard file transferring protocol in the Internet
  • CORBA and FTP are open server communication technologies.
  • the processing portion 21 issues a transferring request for IP information and receives the IP information through the communication portion 23; and the IP information received by the processing portion 21 is stored in the memory portion (IP database) 22.
  • the processing portion 21 corresponds to a central processing unit, application software for distributing IP information, and the like
  • the memory portion 22 corresponds to a hard disk device, optical disk device, and the like.
  • the processing portion 31 acknowledges the transferring request for IP information, checks the rights of the transferring request server (client) 20, and then, transfers the IP information, which is stored in the memory portion (IP database) 32, to the transferring request server 20 through the communication portion 33.
  • the IP information is transferred from the data storing server 30 to the transferring request server 20 in SGML (Standard Generalized Markup Language) format.
  • SGML Standard Generalized Markup Language
  • FIG. 11 is a diagram for explaining an example of SGML data processing in the system of the present invention.
  • the server transfers the IP information to the client (transferring request server 20) in SGML format. Namely, in a register/extract process of the data storing server 30, IP information is extracted from the IP database (32), and further, in a data conversion process of the data storing server 30, the IP information is converted to a transferring record format in SGML format. Further, in a data transfer process of the data storing server 30, the IP information converted to SGML format is transferred to the client (transferring request server 20) through the communication portion 33 of the data storing server 30.
  • the transferring record format is specified in SGML format, but the transferring record format can be determined in HTML (Hyper Text Markup Language) document form (HTML format), XML (Extensible Markup Language) format, and the like.
  • HTML Hyper Text Markup Language
  • HTML format Hyper Text Markup Language
  • XML Extensible Markup Language
  • FIG. 12 shows the structure of intellectual property, in particular, semiconductor design property, handled by the system of the present invention.
  • Step S21 maintains original intellectual property.
  • Each piece of the intellectual property consists of a catalog, contents, and circuit design data.
  • Step S22 registers intellectual property information based on the intellectual property.
  • the intellectual property information is referred to as the IP information.
  • Step S23 prepares catalog retrieval data from the IP information, and step S26 retrieves a necessary piece of intellectual property according to the catalog retrieval data.
  • Step S24 prepares an HTML (Hyper Text Markup Language) document from the IP information, and step S27 refers the intellectual property according to the HTML document.
  • Step S25 prepares circuit data from the IP information, and step S28 reuses the circuit data to develop LSIs.
  • FIG. 13 shows examples of the intellectual property.
  • the intellectual property includes, for example, a processor/DSP, application having special function, interface/peripheral function, and analog function, etc.
  • the IP information for the processor/DSP includes SPARClite FR, Hyperit (DSP), ARC, and OAK; and the IP information for the interface/peripheral functions includes PCI, AGP, SCSI, USB, IEEE1394, PCMCIA, VGA, HDLC, UART, and the like. Further, as shown in FIG.
  • the IP information for the application having special function includes AC-3, MPEG Audio, MPEG2 Video, NTSC Enc., JPEG; Viterbi Dec., Huffman Read-Solomon Decoder, DVB Descrambler, DES, STB SAR; ATM25 Framer, and the like; and the IP information for the analog function, etc. includes OpAmp, AD/DA, RAMDAC, and the like. Note that the above described kinds for the IP information are only examples.
  • Tables 1 to 4 show an example of a catalog of intellectual property.
  • IP represents “intellectual property” in the following tables and descriptions.
  • IP ID consists of four bytes
  • IP name consists of 256 bytes and is optionally entered by user.
  • a large function category Function 1 consists of 256 bytes and is selected at registration.
  • a bit width Bit consists of four bytes. IP IDs must follow international specifications.
  • Tables 5 to 7 show examples of the contents of a catalog of an MPU.
  • an IP ID is "[email protected]" and an IP name is "F SPARC831.”
  • a large category of "Function” is MPU.
  • a bit width of "Memory configuration" is 32. In this way, a catalog is prepared for each piece of intellectual property and is used for retrieval.
  • Tables 8 to 10 show categories (category information).
  • the categories include a company name, a division name, an application field of the intellectual property, a function of the intellectual property, and the like.
  • the company name is F company
  • the division name is one of the divisions A, B, and C.
  • Table 8 shows examples of the contents of categories for "Application field.”
  • the large category of "Application field” includes PCs (personal computers), peripheral devices, and mobile communication devices.
  • the small category of the same includes desktop PCs, note PCs, keyboards, mice, personal digital cellular (PDC) phones, and personal handy phone systems (PHSs).
  • Tables 9 and 10 show examples of the contents of categories for
  • the large category of "Function” includes MPUs, DSPs, and primitive macros
  • the medium category of the same includes 16 bits, 32 bits, 20-bit fixed point, 32-bit floating point, I/O macros, and memories.
  • I/O macros and memories in the medium category of "Function” there are small categories including PCIs, GTLs, SRAMs, and DRAMs.
  • category information such as a company name, division name, application field, and function
  • catalog information about intellectual property pieces is registered and processed with the use of a menu screen.
  • FIG. 14 is a diagram for explaining an example of a category conversion process carried out in the system of the present invention.
  • reference numeral 31 denotes a management system (first management system) for F company
  • 32 denotes a management system (second management system) for M company.
  • Step S31 registers intellectual property under the first management system 31 of the F company.
  • Step S33 converts the registered intellectual property according to category information maintained in step S32 into one handled by the second management system 32 of the M company.
  • step S34 registers category information in step S32 (memory portion).
  • the distribution system of the present invention converts the category of a given piece of intellectual property according to category information into a category that is suitable for another management environment.
  • the first management system 31 of the F company includes a plurality of servers, and category information is the same in the servers included in the first management system 31.
  • the second management system 32 of the M company includes a plurality of servers, and category information is the same in the servers included in the second management system 32. Nevertheless, the category information of the first management system 31 may be different from that of the second management system 32.
  • a large category "MPU” is used in the first management system 31 and a large category “micro processor” is used in the second management system 32, when the IP information is transferred from the first management system 31 to the second management system 32, the large category "MPU” of the first management system 31 is converted to the large category "micro processor" of the second management system 32 (S33), in accordance with the category information (S32) which includes convert information from the first management system 31 to the second management system 32 and is previously registered (S35).
  • FIG. 15 is a diagram for explaining an example of a comparison displaying process carried out in the system of the present invention.
  • step S1 registers IP information (intellectual property), and step S2 maintains retrieval information (catalog retrieval data) from the IP information.
  • step S3 analyzes (categorizes) the IP information in accordance with the catalog retrieval data, and step S4 maintains the catalog database.
  • step S5 retrieves a necessary piece of intellectual property according to a retrieval condition input by the user (S401) and displays the result for the user.
  • step S6 registers comparing item information according to comparing items input by the user (S402), and step S7 displays the compared results (IP catalog) with indicating to the user (S403).
  • FIG. 16 schematically shows an example of a display screen used when carrying out a comparison displaying process in the system of the present invention.
  • FIG. 17 shows an example of a catalog information entering process carried out in the system of the present invention.
  • step S45 displays a catalog registration menu to let a user select a batch input operation or a menu input operation.
  • step S42 carries out the batch input operation according to a fixed text form such as an SGML form or a CSV form prepared in step S41 and category information stored in a category database maintained in step S43.
  • step S44 carries out the menu input operation according to the category information maintained in step S43 and the menus of FIGS. 7A and 7B.
  • Step S46 registers the input catalog information in a database according to categories.
  • the catalog information of Tables 5 to 7 is of an intellectual property piece having the name of "F SPARC831.”
  • Various pieces of catalog information are prepared for many intellectual property pieces and are registered in the catalog database in step S46.
  • FIG. 18 shows an example of intellectual property suitably provided for each development stage by the system of the present invention.
  • Circuit design data required to develop a semiconductor product differs depending on development stages thereof, as shown in Table 11. Accordingly, the distribution system of the present invention holds circuit data for every development stage of semiconductor devices so that a user may retrieve necessary circuit data according to a development stage.
  • the present invention holds registration rules for circuit data so IL that users may register circuit data according to the rules without mistakes.
  • Table 11 shows relationships between data types and distribution levels (development stages), and Table 12 shows data types and corresponding expression forms and contents.
  • design data includes documents, net lists, layout data, and mask data that are dependent on development stages.
  • documents are expressed in HTML and text to describe detailed specifications.
  • the layout data relates to the layout and wiring of elements.
  • Developing a system LSI involves, for example, a study stage, specification-level design stage, high-level design stage, logical-level design stage, and physical-level design stage.
  • the study stage needs the catalog and contents of intellectual property such as functions, qualities, and providers.
  • the specification-level design stage needs documents about architecture evaluation (specification simulation) and detailed specifications in C/C++.
  • the high-level design stage needs documents, behavior, and simulation data for system verification (operation simulation and operation synthesis).
  • the logical-level design stage needs net lists and test data for logical verification (RTL simulation, logical synthesis, test synthesis, chip design planning, gate level simulation, and timing analysis).
  • the physical-level design stage needs documents, net lists, simulation data, test data, floor plan data, layout data, timing data, R/C data, and mask data for packaging/chip variation (layout, automatic timing adjustment, and test pattern automatic generation).
  • these pieces of data are included in intellectual property so that a user may selectively acquire data necessary for each development stage.
  • FIG. 19 shows an example of a process of setting disclosure extent and mask in the system of the present invention.
  • a piece of intellectual property may be for a project controlled by the server 231 (FIG. 3), the division controlled by the server 210, the company controlled by the server 200, the specific customer controlled by the server 234, or a customer controlled by the server 101. Depending on these servers and customers, each piece of intellectual property has a different distribution extent.
  • step S62 registers disclosure extent information for each user group.
  • Step S64 registers disclosure mask information to specify masked items for each intellectual property piece.
  • Step S61 registers a piece of intellectual property, and step S63 attaches a disclosure extent and mask to the intellectual property piece according to the disclosure extent information registered in step S62 and the mask information registered in step S64.
  • Step S65 maintains the intellectual property having the disclosure extent and mask.
  • Step S66 provides a user with the intellectual property according to the disclosure extent and mask and a group to which the user belongs.
  • a disclosure extent registered in the server 230 (FIG. 3) of the division C controls the extent of disclosure of hierarchically lower servers such as the server 231.
  • FIG. 20 shows an example of server information handled by the system of the present invention.
  • the distribution system of FIG. 3 hierarchically arranges servers.
  • the present invention hierarchically controls the intellectual property pieces among the hierarchical servers.
  • the present invention registers, in the servers, each piece of intellectual property with the hierarchical position and disclosure extent thereof. According to the registered hierarchical positions and disclosure extents, the intellectual property pieces are transferred among and accumulated in the servers.
  • Step S71 maintains server information including disclosure extents
  • step S75 maintains intellectual property with disclosure extents
  • step S76 maintains intellectual property for offices
  • step S77 maintains intellectual property for offices and divisions
  • step S78 maintains intellectual property for offices, divisions, and projects.
  • Step S72 registers in office servers (such as 200 of FIG. 3) the information and intellectual property from steps S71, S75, and S76.
  • Step S73 registers in division servers (such as 210 of FIG. 3) the information and intellectual property from steps S71, S75, and S77.
  • Step S74 registers in project servers (such as 231 of FIG. 3) the information and intellectual property from steps S71, S75, and S78.
  • FIG. 21 shows an example of an approval process carried out in the system of the present invention.
  • Intellectual property is important for companies, and therefore, disclosure thereof needs approval.
  • the distribution system of the present invention sets approval conditions when registering server information in servers and carries out an approval process when registering intellectual property in the servers.
  • step S81 maintains server information with approval conditions
  • step S83 maintains intellectual property with approval conditions.
  • step S82 registers intellectual property and checks to see if the intellectual property is approved for disclosure
  • step S84 maintains approved intellectual property. Any piece of intellectual property is allowed to be transferred to approved servers, and any server is allowed to disclose approved intellectual property.
  • a right to use service through the distribution system of the present invention is controlled according to a user ID and password.
  • the distribution system involves various types of rights such as an intellectual property retrieval/reference right, intellectual property registration/update/deletion right, intellectual property record lookup right, intellectual property registration approval right, and intellectual property registration user ID issuance right.
  • Information used to control a user includes the user name, e-mail address, telephone number, division name, company name, user ID, password, user group name, user ID registration date, user ID expiration date, disclosure approval user ID, type of the right, mail service conditions, etc., of the user.
  • FIG. 22 shows an example of a retrieval process carried out in the system of the present invention.
  • Step S95 maintains intellectual property catalogs.
  • Step S90 displays an intellectual property retrieval screen.
  • Step S92 narrows categories of registered intellectual property.
  • Step S93 carries out a retrieval operation with key words (free words), and step S94 carries out a retrieval operation by specifying category items.
  • Step S91 displays a retrieval result. Examples of screens displayed in steps S90 and S91 are shown in FIGS. 8A to 8C. Examples of key words used in step S93 are company names such as F company and M company, or the general names of circuits and semiconductor products such as MPU. Step S93 must accept various key words. For example, not only formal company names but also abbreviated company names must be accepted. Further, a variety of names of microprocessors and CPUs must be accepted as key words so that users may retrieve necessary information with these words. An example of narrowing categories is shown in Tables 9 and 10. To narrow items in "Function" in Tables 9 and 10, the large category including MPU, MCU, MPR, etc., medium category including 16 bits, 32 bits, etc., and small category including FPU, ALU, etc., are used.
  • FIG. 23 shows an example of a mailing process carried out in the system of the present invention.
  • Step S101 registers a mailing condition for each user so that mail is sent to the user whenever a registration of new intellectual property is made in the distribution system.
  • step S102 automatically informs users of the new registration of intellectual property by mail according to the user information set in step S101.
  • FIG. 24 shows an example of a displaying process carried out in the system of the present invention.
  • Step S111 registers conditions for displaying registration, update, and deletion processes to be carried out on intellectual property.
  • Step S114 maintains intellectual property, and step S113 carries out registration, update, deletion, and disclosure extent change processes on the intellectual property.
  • Step S112 checks the processing situations of step S113 and displays the situations according to the display conditions set in step S111 so that users may grasp the processing situations.
  • FIG. 25 shows an example of a logging process carried out in the system of the present invention.
  • Step S121 automatically logs and accumulates user access history and server-to-server link history, and step S122 collects the logs.
  • Step S123 classifies the logs according to services, displays the history, and links the logs with groupware such as the worldwide web.
  • Step S124 makes the logs public through the groupware.
  • FIG. 26 dynamically shows various processes carried out in the system of the present invention.
  • a first server S200 of FIG. 26 corresponds to, for example, the server 210 of FIG. 3, and a second server S300 of FIG. 26 to the server 220 of FIG. 3.
  • the server S300 carries out user registration step S301, intellectual property registration step S302, intellectual property deletion/update step S303, intellectual property disclosure control step S304, intellectual property retrieval/reference and mail setting step S305, intellectual property collection step S306, and logging step S307.
  • the server S300 has a storage unit such as a hard disk drive to store a user management database maintained in step S308, a registration record database maintained in step S309, a retrieval/reference record database maintained in step S310, an intellectual property service record database maintained in step S311, and an intellectual property database maintained in step S312.
  • FIG. 27 shows a server and a storage medium for the system of the present invention.
  • the server 300 may be any one of the servers shown in FIG. 3.
  • a program for controlling the server 300 according to the present invention is installed in a memory 302 of the server 300.
  • the memory 302 maybe a RAM, a hard disk drive, etc.
  • the program is provided by a supplier 310 to the server 300 through a line or a portable memory 320 such as a CD-ROM on a floppy disk.
  • the distribution system of the present invention distributes intellectual property through the Internet or intranet so that users may receive latest intellectual property at low cost and on time.
  • the present invention prepares technical information to promote the reuse of intellectual property and the developing efficiency of system LSIs.
  • the present invention enables users to easily get intellectual property such as circuit data through networks. With the present invention, any user may obtain intellectual property that is most suitable for a design stage in which the user is involved.
  • the present invention provides users with intellectual property, in particular, semiconductor design property on time and lets the users optimally share the intellectual property.

Landscapes

  • Business, Economics & Management (AREA)
  • Accounting & Taxation (AREA)
  • Finance (AREA)
  • Development Economics (AREA)
  • Economics (AREA)
  • Marketing (AREA)
  • Strategic Management (AREA)
  • Physics & Mathematics (AREA)
  • General Business, Economics & Management (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Information Transfer Between Computers (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)

Abstract

A distribution apparatus is used to distribute intellectual property to be reused for semiconductor product designing. The distribution apparatus has a memory portion for registering intellectual property, users, and services available for the users, a processing portion for providing a user with a service allowed for the user, and a communication portion for automatically distributing the intellectual property. The distribution apparatus enables users to receive information about the intellectual property on time and to optimally share the intellectual property.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method, apparatus, system, and program storage device for distributing intellectual property, in particular, to a system for distributing semiconductor design property (design information) through the Internet and intranets.
2. Description of the Related Art
Recent improvements in the integration of semiconductor devices are raising problems of increasing the number of LSI manufacturing processes and prolonging the LSI development period. To solve the problems, it is important to reuse intellectual property (IP), in particular, semiconductor design property related to cores (megacells), circuit libraries, and software parts for microprocessors and for built-in units. To reuse the intellectual property, a system is needed for promoting the distribution thereof. In view of advancing network technology, what is needed is a system that uses the Internet and intranets to distribute intellectual property.
Namely, to obtain intellectual property, one may get a printed catalog first, an explanation about detailed specifications second, and then circuit data stored in an electronic medium such as a floppy disk. Therefore, many steps and a long time are needed to get intellectual property. This hinders the reuse of intellectual property and the development of system LSIs.
Prior art and the problems thereof will be explained later in connection with drawings.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a distribution technique (method, apparatus, system, and program storage device) for distributing intellectual property, in particular, semiconductor design property, so that users can easily re-use it. Another object of the present invention is to provide a distribution technique that realizes the maximum use of shared intellectual property.
According to the present invention, there is provided a distribution apparatus for distributing intellectual property to be reused for semiconductor product designing, comprising a memory portion for registering intellectual property, users, and services available for the users; a processing portion, connected to the memory portion, for providing a user with a service allowed for the user; and a communication portion, connected to the processing portion, for automatically distributing the intellectual property.
The memory portion may register control information about the services, retrieval information about the intellectual property, and extraction information about the intellectual property. The intellectual property may include a catalog used when retrieving the intellectual property, contents effectively representing the intellectual property, and circuit data to be reused for designing a semiconductor product; and the registered intellectual property may be processed according to the services so that the users can use the intellectual property.
The catalog may be processed and stored in the memory portion, and when a plurality of intellectual properties are obtained as a retrieval result, these intellectual properties may be displayed by comparing items therebetween. The items may be determined by the user. The catalog may be registered collectively or through a menu according to category information, and the intellectual property may be processed according to the category information. The circuit data may be prepared for each development stage of semiconductor products so that a proper piece of circuit data may be reused for a given development stage. The circuit data may be registered according to registration rules that are set in advance.
The users may be divided into groups that are related to disclosure extents; and each piece of intellectual property may be registered with a disclosure extent so that each piece of the intellectual property may be disclosed to the users according to the disclosure extent. A catalog of a given piece of intellectual property may be registered with a mask that defines a disclosure extent of the catalog.
The memory portion may register category information for intellectual property so that the intellectual property may be distributed among different environments according to the category information. A retrieval operation on the catalog may be carried out by narrowing hierarchical categories related to the catalog and by specifying key words and at least one category item.
A mailing state may be registered at a specific occasion for each user to indicate whether or not information about the registration of intellectual property must be passed to the user; and mail may be sent to the user, according to the mailing state, on a specific occasion. Each piece of intellectual property may be registered with a display condition on a specific occasion so that the intellectual property may be processed and displayed according to the display condition. The specific occasion may be at the time of registering, updating and deleting the intellectual property, and the time of changing disclosure extents. A log of users who accessed the intellectual property may be collected; and the log may be processed and displayed according to users and may be automatically linked with groupware so that the processed log may be provided to the users.
According to the present invention, there is also provided a distribution apparatus for distributing intellectual property, to be reused for semiconductor product designing, comprising a registration means for registering intellectual property, users, and services available for the users; an execution means for providing a user with a service allowed for the user; and a distribution means for automatically distributing the intellectual property.
Further, according to the present invention, there is provided a distribution system having at least one server for distributing intellectual property to be reused for semiconductor product designing, wherein the server comprises a memory portion for registering intellectual property, users, and services available for the users; a processing portion, connected to the memory portion, for providing a user with a service allowed for the user; and a communication portion, connected to the processing portion, for automatically distributing the intellectual property.
The distribution system may comprise a plurality of servers that are hierarchically managed; and information about the servers may be registered with hierarchical information and disclosure extents so that intellectual property may be transferred among the servers according to the hierarchical information and disclosure extents. The information about the servers may be registered with disclosure approval conditions so that a given server may disclose only approved intellectual property pieces. The servers may be connected to one another through networks.
Further, according to the present invention, there is also provided a distribution method for distributing intellectual property to be reused for semiconductor product designing, comprising the steps of registering intellectual property, users, and services available to the users; providing a user with a service allowed for the user; and automatically distributing the intellectual property.
In addition, according to the present invention, there is provided a program storage device readable by a machine, tangibly embodying a program of instructions executable by the machine to perform a distribution method of distributing intellectual property to be reused for semiconductor product designing, the method comprising the steps of registering intellectual property, users, and services available for the users; providing a user with a service allowed for the user; and automatically distributing the intellectual property.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will be more clearly understood from the description of the preferred embodiments as set forth below with reference to the accompanying drawings, wherein:
FIG. 1 is a diagram schematically showing an example of a system LSI;
FIG. 2 is a diagram conceptionally showing a system for distributing intellectual property according to the present invention;
FIG. 3 is a block diagram schematically showing an example of a system for distributing intellectual property according to the present invention;
FIG. 4 is a block diagram schematically showing an example of a system configuration according to the present invention;
FIG. 5 is a block diagram showing an essential part of the system (system for distributing intellectual property) of the present invention;
FIG. 6 is a diagram for explaining an example of processes carried out in the system of the present invention;
FIGS. 7A and 7B are diagrams schematically showing an example of a display screen used when carrying out registration, update, and deletion processes in the system of the present invention;
FIGS. 8A, 8B, and 8C are diagrams schematically showing an example of a display screen used when carrying out a retrieval process in the system of the present invention;
FIG. 9 is a block diagram schematically showing two servers in the system of the present invention;
FIG. 10 is a diagram for explaining operations of the two servers shown in FIG. 9;
FIG. 11 is a diagram for explaining an example of a SGML data processing in the system of the present invention;
FIG. 12 is a diagram schematically showing a structure of intellectual property, in particular, semiconductor design property handled by the system of the present invention;
FIG. 13 is a diagram showing examples of the intellectual property;
FIG. 14 is a diagram for explaining an example of a category conversion process carried out in the system of the present invention;
FIG. 15 is a diagram for explaining an example of a comparison displaying process carried out in the system of the present invention;
FIG. 16 is a diagram schematically showing an example of a display screen used when carrying out a comparison displaying process in the system of the present invention;
FIG. 17 is a diagram for explaining an example of a catalog information entering process carried out in the system of the present invention;
FIG. 18 is a diagram for explaining an example of intellectual property suitably provided for each development stage by the system of the present invention;
FIG. 19 is a diagram for explaining an example of a process of setting a disclosure extent and a mask in the system of the present invention;
FIG. 20 is a diagram for explaining an example of server information handled by the system of the present invention;
FIG. 21 is a diagram for explaining an example of an approval process carried out in the system of the present invention;
FIG. 22 is a diagram for explaining an example of a retrieval process carried out in the system of the present invention;
FIG. 23 is a diagram for explaining an example of a mailing process carried out in the system of the present invention;
FIG. 24 is a diagram for explaining an example of a displaying process carried out in the system of the present invention;
FIG. 25 is a diagram for explaining an example of a logging process carried out in the system of the present invention;
FIG. 26 is a diagram dynamically showing various processes carried out in the system of the present invention; and
FIG. 27 is a diagram schematically showing a server and a storage medium installed in the system of the present invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
For a better understanding of the preferred embodiments of the present invention, a prior art and the problems thereof will be explained.
Improvements in semiconductor technology are drastically increasing the circuit scale of semiconductor products. For example, system LSIs with 20 million transistors employing 0.25-μm design rules are being mass-produced.
There are system ASICs (application specific integrated circuits) having a general-purpose microprocessor or an ASSP (application specific standard product), peripheral logic circuits, memories, a communication protocol processor, and an I/O bus interface integrated into a single chip. System LSIs mentioned in this specification cover system ASICs, MPUs, and ASSPs.
The system LSIs are provided with circuit blocks containing a core, memories, and peripheral circuits according to required functions. The increased integration and complicated functions raise a problem in the system LSIs of increasing the number of processes and the duration of development. To solve the problem, the distribution of ASSPs is changing from individual chip distribution to intellectual property distribution.
FIG. 1 shows a multimedia LSI, which is one of the system LSIs.
The LSI 1 comprises a DSP (digital signal processor) block 11, an MPEG (Motion Picture Expert Group) block 12, and an ATM (asynchronous transfer mode) block 13. These blocks 11, 12, and 13 are provided in the form of intellectual property.
To obtain intellectual property, one may get a printed catalog first, an explanation about detailed specifications second, and then circuit data stored in an electronic medium such as a floppy disk.
Many steps and a long time are needed to get intellectual property. This hinders the reuse of intellectual property and the development of system LSIs.
To solve the problems, an apparatus and system for distributing intellectual property, in particular, semiconductor design property according to an embodiment of the present invention will be explained.
FIG. 2 conceptionally shows a system for distributing intellectual property according to the present invention.
As shown in FIG. 2, according to the present invention, intellectual property (IP) information for a DSP core (block), MPEG core, ATM core, and the like can be distributed around the world by using the internet and intranets. Namely, the distribution system (IP Highway system) of the present invention can automatically distribute IP information on a server in one office to servers in other offices using open server communication technologies.
FIG. 3 is a general view showing an example of the intellectual property distribution system of the present invention applied to, as an example, F company. The system includes an internet IH ("IH" represents "intellectual property highway") server 100 of the F company, internet IH servers 101, 102, 103, and the like of other companies connected to the server 100 through the Internet 110, firewalls 120 and 130, an intranet IH server 200 of the F company, intranet IH servers 210, 220, and 230 provided for divisions of the F company, intranet servers 231 and 232 provided for project teams of the F company, a server 233 for a specific customer, a private line 140, the specific customer 234, a manager 240, and a user 250.
The IH servers are capable of transmitting pieces of intellectual property at high speed. In this embodiment, the intellectual property is semiconductor design property related to cores (megacells), circuit libraries, and software parts for microprocessors for built-in devices. Each piece of intellectual property includes a catalog, contents, a stamp, and design data. The catalog shows the provider, functions, specifications, and business conditions of the intellectual property. The contents include data sheets, bug and update information, and questions and answers related to the intellectual property. The stamp indicates the registration date, disclosure extent, and the number of references to the intellectual property. The design data is expressed in Verilog-HDL (hardware description language), VHDL (VHSIC hardware description language), or GDSII.
The distribution system connects the IH servers to one another through the Internet 110 to share intellectual property for system LSIs in real time. The server 100 is provided for each company or each office to collect information about intellectual property and disclose its own intellectual property worldwide.
The server 200 serves as a parent intranet server of the F company, to collect information about intellectual property through the F company and provide users in the F company with the collected information so that the users may efficiently utilize intellectual property worldwide. The server 200 transfers intellectual property among the child servers 210, 220, and the like.
The child servers 210, 220, and the like are provided for divisions of the F company, respectively, to transfer intellectual property among them. Any child server (230 in FIG. 3) may have grandchild intranet servers 231 and 232, which are connected to project teams of the F company, respectively. The child server 230 is connected to the specific customer server 233 through the firewall 130. The server 233 may be connected to a server of the specific customer 234 through the private line 140. The distribution system of the present invention is achievable in various ways. The child intranet servers, grandchild intranet servers, specific customer servers, etc., are not always necessary for the system of the present invention.
FIG. 4 schematically shows an example of a system configuration according to the present invention.
As shown in FIG. 4, a plurality of IH servers, IP users, and IP providers are included in the distribution system. The IP users and IP providers are connected by using a http (Hyper-Text Transfer Protocol) through a httpd server in the F company IH server. Note that the IP user registers IP outlines into a database of the F company IH server by using the http, and the IP user retrieves and refers the IP outlines stored in the data base by using the http. In the database of the F company IH server, design data, know how, Q & A (questions and answers), use records, and update data are also stored.
In FIG. 4, CORBA (Common Object Request Broker Architecture) is used between servers. Namely, LSI designers (IP users) can retrieve IP information on-demand using the system's high-performance search technologies. Further, standard technologies, which are easy for many companies to use, are employed for the server communication. For example, a SGML (Standard Generalized Markup Language) format is used for communication records, and the CORBA method is used for server communication. In addition, search engines employ a classification method for IP items and a comparison method for IP information, that are searched.
FIG. 5 shows an essential part of the distribution system according to the present invention, and FIG. 6 shows processes carried out in the server 210 of the division A of the F company. The server 210 is connected to the server 200 through a LAN (local area network).
A server-client process will be explained with reference to FIG. 6.
In step S11, the manager 240 registers control information and user information in the server 210. Namely, the manager 240 registers server control data such as a server name, the necessity of approval when disclosing data, data transfer timing, data retention period, a manager name, a group name, user names, and services provided. In steps S12, S13, and S14, a user 250 refers to the registered data when registering and retrieving a piece of intellectual property from and through the server 210.
If approved, the user 250 may change a password and the disclosure extent of an intellectual property piece stored in the server 210. The user 250 may register, update, delete, retrieve, refer to, and extract an intellectual property piece from and through the server 210.
FIGS. 7A and 7B show an example of a display screen used when registering, updating, and deleting an intellectual property piece and changing the disclosure extent of an intellectual property piece in the system of the present invention.
FIGS. 8A, 8B, and 8C show an example of a display screen used when retrieving, registering, updating, and deleting intellectual property and changing the disclosure extent of intellectual property.
The examples of FIGS. 7A to 8C handle intellectual property related to MPEG2 and SPARC (registered trade mark).
FIG. 9 schematically shows two servers in the distribution system of the present invention, and FIG. 10 is a diagram for explaining operations of the two servers shown in FIG. 9. In FIGS. 9 and 10, only two servers 20 and 30 are described in order to easily and simply explain the operations therebetween, however, a plurality of servers are included in the distribution system and connected by using the Internet and intranets in practice.
As shown in FIGS. 9 and 10, each server 20, 30 comprises a processing portion 21, 22, a memory portion 22, 32, and a communication portion 23, 33, respectively. The memory portion 22, 32 is used to register intellectual property, users, and services available for the users; the processing portion 21, 31, which is connected to the memory portion 22, 32, is used to provide a user with a service allowed for the user; and the communication portion 23, 33, which is connected to the processing portion, is used to automatically distribute the intellectual property.
In the following explanation, the server 20 is a transferring request server (client) requesting intellectual property (IP information), and the server 30 is a data storing server storing the IP information. Note that, in the distribution system, a data transferring process (transferring IP information) is started and carried out in accordance with a transferring request of the client (transferring request server 20). Further, for example, CORBA (Common Object Request Broker Architecture) is used for transferring data between servers in the intranets, and FTP (File Transfer Protocol) is used for transferring data between servers in the Internet, by considering security and efficiency of the data transferring process. CORBA is a standard communication architecture between distributed objects in the intranets, FTP is a standard file transferring protocol in the Internet, and CORBA and FTP are open server communication technologies.
As shown in FIG. 10, in the transferring request server 20, the processing portion 21 issues a transferring request for IP information and receives the IP information through the communication portion 23; and the IP information received by the processing portion 21 is stored in the memory portion (IP database) 22. The processing portion 21 corresponds to a central processing unit, application software for distributing IP information, and the like, and the memory portion 22 corresponds to a hard disk device, optical disk device, and the like.
On the other hand, in the data storing server 30, the processing portion 31 acknowledges the transferring request for IP information, checks the rights of the transferring request server (client) 20, and then, transfers the IP information, which is stored in the memory portion (IP database) 32, to the transferring request server 20 through the communication portion 33.
The IP information is transferred from the data storing server 30 to the transferring request server 20 in SGML (Standard Generalized Markup Language) format.
FIG. 11 is a diagram for explaining an example of SGML data processing in the system of the present invention.
As shown in FIGS. 10 and 11, the server (data storing server 30) transfers the IP information to the client (transferring request server 20) in SGML format. Namely, in a register/extract process of the data storing server 30, IP information is extracted from the IP database (32), and further, in a data conversion process of the data storing server 30, the IP information is converted to a transferring record format in SGML format. Further, in a data transfer process of the data storing server 30, the IP information converted to SGML format is transferred to the client (transferring request server 20) through the communication portion 33 of the data storing server 30.
Note that, in the above description, the transferring record format is specified in SGML format, but the transferring record format can be determined in HTML (Hyper Text Markup Language) document form (HTML format), XML (Extensible Markup Language) format, and the like.
FIG. 12 shows the structure of intellectual property, in particular, semiconductor design property, handled by the system of the present invention.
Step S21 maintains original intellectual property. Each piece of the intellectual property consists of a catalog, contents, and circuit design data. Step S22 registers intellectual property information based on the intellectual property. Hereinafter, the intellectual property information is referred to as the IP information. Step S23 prepares catalog retrieval data from the IP information, and step S26 retrieves a necessary piece of intellectual property according to the catalog retrieval data. Step S24 prepares an HTML (Hyper Text Markup Language) document from the IP information, and step S27 refers the intellectual property according to the HTML document. Step S25 prepares circuit data from the IP information, and step S28 reuses the circuit data to develop LSIs.
FIG. 13 shows examples of the intellectual property.
As shown in FIG. 13, the intellectual property (IP information) includes, for example, a processor/DSP, application having special function, interface/peripheral function, and analog function, etc. As shown in FIG. 13, the IP information for the processor/DSP includes SPARClite FR, Hyperit (DSP), ARC, and OAK; and the IP information for the interface/peripheral functions includes PCI, AGP, SCSI, USB, IEEE1394, PCMCIA, VGA, HDLC, UART, and the like. Further, as shown in FIG. 13, the IP information for the application having special function includes AC-3, MPEG Audio, MPEG2 Video, NTSC Enc., JPEG; Viterbi Dec., Huffman Read-Solomon Decoder, DVB Descrambler, DES, STB SAR; ATM25 Framer, and the like; and the IP information for the analog function, etc. includes OpAmp, AD/DA, RAMDAC, and the like. Note that the above described kinds for the IP information are only examples.
Tables 1 to 4 show an example of a catalog of intellectual property. "IP" represents "intellectual property" in the following tables and descriptions.
              TABLE 1                                                     
______________________________________                                    
                               Notes (initial value,                      
Level                                                                     
     Data item  Bytes  Range   redefinition, etc.)                        
______________________________________                                    
1    IP ID       256   0 < x                                              
1    IP name     256   Optional                                           
                               Optionally entered                         
                       character                                          
                               by user                                    
                       string                                             
1    Company     256   Managed by                                         
                               Registrant company name                    
                       master  at registration                            
2    Division    256   Managed by                                         
                               Registrant division                        
                       master  name at registration                       
1    Function   --     --                                                 
2    Function1   256   Managed by                                         
                               One selected at                            
                       master  registration and having                    
                               conversion table                           
                               function                                   
3    Function2   256   Managed by                                         
                               One selected at                            
                       master  registration and having                    
                               conversion table                           
                               function                                   
4    Function3   256   Managed by                                         
                               One selected at                            
                       master  registration and having                    
                               conversion table                           
                               function                                   
2    Others      256   Optional                                           
                               Described if not                           
                       character                                          
                               in categories                              
                       string                                             
2    Bit          4    0 < x   Unit: bit                                  
2    Cache size   4    0 < x   Unit: KB                                   
2    Memory     --     --                                                 
3    Bit          4    0 < x                                              
3    Word         4    0 < x                                              
2    Port        256   Optional                                           
     configuration     character                                          
                       string                                             
2    Function    256   Optional                                           
     option            character                                          
                       string                                             
2    Compliance  256   Optional                                           
     standard          character                                          
                       string                                             
2    Equivalent  256   Optional                                           
     product           character                                          
                       string                                             
2    FIFO size    4    0 < x                                              
2    Channel count                                                        
                  4    0 < x                                              
2    Multiplier   8    0 < x                                              
2    Resolution   8    0 < x                                              
2    Note       1024   Optional                                           
                       character                                          
                       string                                             
______________________________________                                    

              TABLE 2                                                     
______________________________________                                    
1   Market       --      --      Plurality selectable                     
2   Market1       256    Managed by                                       
                         master                                           
    Market2       256    Managed by                                       
                         master                                           
2   Others        256    Managed by                                       
                         master                                           
1   Specification                                                         
                 --      --                                               
2   Calculation    8     0 < x   Unit: MIPS, MOPS,                        
    (max.)                       SPECint, MFLOPS                          
2   Clock frequency                                                       
                 --      --                                               
3   Clock frequency                                                       
                   8     0 < x   Unit: MHz                                
    (min.)                                                                
3   Clock frequency                                                       
                   8     0 < x   Unit: MHz                                
    (typ.)                                                                
3   Clock frequency                                                       
                   8     0 < x   Unit: MHz                                
    (max.)                                                                
2   Access time    8     0 < x   Unit: ns                                 
    (min.)                                                                
2   Transmission rate                                                     
                   8     0 < x   Unit: Mbps, Kbps,                        
                                 bps, Mbyte/s                             
2   Frequency band                                                        
                 --      --                                               
3   Frequency band                                                        
                   8     0 < x   Unit: KHz, MHz, GHz                      
    (min.)                                                                
3   Frequency band                                                        
                   8     0 < x   Unit: KHz, MHz, GHz                      
    (max.)                                                                
2   Lockup time (min.)                                                    
                   8     0 < x   Unit: ns                                 
2   Jitter attribute                                                      
                   8     0 < x   Unit: dB                                 
    (max.)                                                                
2   S/N ratio (max.)                                                      
                   8     0 < x   Unit: dB                                 
2   Gain (max.)    8     0 < x                                            
2   Power consumption                                                     
                 --      --                                               
3   Running      --      --                                               
4   Typ.           8     0 < x   Unit: mW                                 
4   Max.           8     0 < x   Unit: mW                                 
3   Standby        8     0 < x   Unit: mW                                 
2   Note         1024    Optional                                         
                         character                                        
                         string                                           
______________________________________                                    

              TABLE 3                                                     
______________________________________                                    
1   Physical specification                                                
                  --      --                                              
2   Gate size      4      0 < x      Unit: gates                          
2   Gate size (Note)                                                      
                   32     Optional                                        
                          character                                       
                          string                                          
2   Area size      32     Optional                                        
                          character                                       
                          string                                          
2   Signal pin counts                                                     
                  --      --                                              
3   Total pin      4      0 < x                                           
3   Input pin      4      0 < x                                           
3   Output pin     4      0 < x                                           
3   Test pin       4      0 < x                                           
1   Operation condition                                                   
                  --      --                                              
2   Supply voltage                                                        
                   8      x (minus value                                  
                                     Plurality,                           
                          allowed)   unit: V                              
2   Tj            --      --                                              
3   Tj (min.)      8      x (minus value                                  
                                     Unit: ° C.                    
                          allowed)                                        
3   Tj (max.)      8      x (minus value                                  
                                     Unit: ° C.                    
                          allowed)                                        
2   Signal level  --      --                                              
3   Signal level (min.)                                                   
                   8      x (minus value                                  
                                     Unit: V                              
                          allowed)                                        
3   Signal level (max.)                                                   
                   8      x (minus value                                  
                                     Unit: V                              
                          allowed)                                        
3   Note           32     Optional                                        
                          character                                       
                          string                                          
1   Target technology                                                     
                  --      --         Plurality                            
2   ASIC vendor name                                                      
                  256     Managed by master                               
3   Technology code                                                       
                  256     Managed by master                               
1   CAD tool      --      --         Plurality                            
2   Tool name     256     Managed by master                               
2   Others        256     Optional                                        
                          character                                       
                          string                                          
______________________________________                                    

              TABLE 4                                                     
______________________________________                                    
1   Deliverable  --      --                                               
2   VSI compliance                                                        
                  4      1, 0       1: Yes, 2: No                         
2   Deliverable  256     Optional character                               
                                    Plurality                             
    level                string     allowed                               
3   Model type   256     Optional character                               
                         string                                           
3   Revision     256     Optional character                               
                         string                                           
3   URL          256     Optional character                               
                         string                                           
3   Others       256     Optional character                               
                         string                                           
1   Options      --      --                                               
2   System development                                                    
                 256     Optional character                               
    environment          string                                           
2   Soft (hard, firm)                                                     
                 256     Optional character                               
                         string                                           
2   Qualification level                                                   
                 256     Optional character                               
                         string                                           
2   Evaluation model                                                      
                  4      1, 0       1: Yes, 2: No                         
1   Business conditon                                                     
                 --      --                                               
2   Internal      10     Year       1998/--/--                            
2   Public        10     Year       1998/--/--                            
2   Target user  256     Optional character                               
                         string                                           
2   Contract condition                                                    
                 256     Optional character                               
                         string                                           
1   User support --      --                                               
2   Internal     --      --                                               
3   Inquiry      256     Optional character                               
                         string                                           
3   Telephone     32     Optional character                               
                         string                                           
3   E-mail       256     Optional character                               
                         string                                           
3   Fax           32     Optional character                               
                         string                                           
2   External     --      --                                               
3   Inquiry      256     Optional character                               
                         string                                           
3   Telephone     32     Optional character                               
                         string                                           
3   E-mail       256     Optional character                               
                         string                                           
3   Fax           32     Optional character                               
                         string                                           
______________________________________
In Tables 1 to 4, an IP ID consists of four bytes, and an IP name consists of 256 bytes and is optionally entered by user. A large function category Function 1 consists of 256 bytes and is selected at registration. A bit width Bit consists of four bytes. IP IDs must follow international specifications.
Tables 5 to 7 show examples of the contents of a catalog of an MPU.
              TABLE 5                                                     
______________________________________                                    
IP ID     IP ID           [email protected]                                    
IP name   IP name         F SPARC831                                      
Company name                                                              
          Company name    xxx                                             
Division name                                                             
          Division name   Electronics device                              
                          section) LS division)                           
                          system 1                                        
Application                                                               
          Large category                                                  
field     Small category                                                  
          Other categories                                                
Function  Large category  MPU                                             
          Medium category 32 bits                                         
          Small category                                                  
          Other categories                                                
Memory    Bit width       32 bits                                         
configuration                                                             
          Cache capacity                                                  
          Bit             4000                                            
          Word            2000                                            
          Number of ports                                                 
          Function option BIU                                             
          Standards                                                       
          Equivalent      SPARC V8E core                                  
                          (MB86831)                                       
          Number of FIFO stages                                           
          Number of channels                                              
          Multiplication number                                           
          Resolution                                                      
          Others                                                          
Performance                                                               
          Operation performance                                           
          (max.)                                                          
          Operation performance                                           
                          66 MOPS                                         
          (max.) unit                                                     
______________________________________                                    

              TABLE 6                                                     
______________________________________                                    
Operation   Operation frequency                                           
frequency   (min.)                                                        
            Operation frequency                                           
            (typ.)                                                        
            Operation frequency                                           
                             66 MHz                                       
            (max.)                                                        
            Access time (min.)                                            
            Transfer rate (max.)                                          
            Transfer rate (max.) unit                                     
Frequency   Frequency band (min.)                                         
band        Frequency band                                                
            (min.) unit                                                   
            Frequency band (max.)                                         
            Frequency band                                                
            (max.) unit                                                   
            Lockup time (min.)                                            
            Jitter attribute (max.)                                       
            S/N ratio (max.)                                              
            Gain (max.)                                                   
Power       Power consumption (tye.)                                      
consumption Power consumption (max.)                                      
            Standby                                                       
            Others                                                        
External    Gate size                                                     
specifications                                                            
            Gate size (reference)                                         
            Area size        3.6 × 4.0 mm.sup.2                     
Number of signal                                                          
            Total                                                         
terminals   Input terminals                                               
            Output terminals                                              
            Testing terminals                                             
            Others                                                        
Operating   Source voltage   3.3 V                                        
conditions                                                                
______________________________________                                    

              TABLE 7                                                     
______________________________________                                    
TJ        Tj (min.)                                                       
          Tj (max.)                                                       
Signal level                                                              
          Signal level (min.)                                             
          Signal level (max.)                                             
          Others                                                          
Corresponding                                                             
          LSI vender name Hard macro                                      
technology                                                                
          Technology code CS60ALE                                         
          Others                                                          
CAD tool  Tool name                                                       
          Others                                                          
Providing VSI standard                                                    
information                                                               
          Distribution level                                              
          Data type                                                       
          Data version                                                    
          URL             https://www.lld.ed.xxx.                          
                          co.jp/macro/                                    
          Others                                                          
Additional                                                                
          Development environment                                         
information                                                               
          Software (driver, firm)                                         
                          GNU, C complier                                 
          Quality level   Operation evaluation                            
                          by general-purpose                              
                          chip (MB86831)                                  
          Evaluation sample                                               
                          Evaluation board for                            
          (evaluation board)                                              
                          MB863x is available                             
Business  In-house presentation                                           
                          Presented                                       
conditions                                                                
          time                                                            
          Outside presentation                                            
          time                                                            
          Target user     ASIC users of F                                 
                          company                                         
          Contract conditions                                             
          Others                                                          
User support                                                              
          In-house contact address                                        
          In-house telephone                                              
          In-house e-mail address                                         
          In-house fax                                                    
          Outside contact address                                         
          Outside telephone                                               
          Outside e-mail address                                          
          Outside fax                                                     
______________________________________
In Tables 5 to 7, an IP ID is "[email protected]" and an IP name is "F SPARC831." A large category of "Function" is MPU. A bit width of "Memory configuration" is 32. In this way, a catalog is prepared for each piece of intellectual property and is used for retrieval.
Tables 8 to 10 show categories (category information). The categories include a company name, a division name, an application field of the intellectual property, a function of the intellectual property, and the like. For example, the company name is F company, and the division name is one of the divisions A, B, and C.
Table 8 shows examples of the contents of categories for "Application field."
              TABLE 8                                                     
______________________________________                                    
Large category     Small category                                         
______________________________________                                    
PC                 Desktop                                                
                   Note                                                   
                   NC                                                     
                   HPC                                                    
                   Others                                                 
PC peripheral      Keyboard                                               
                   Mouse                                                  
                   Printer                                                
                   PC board                                               
                   CRT                                                    
                   Others                                                 
Mobile communication                                                      
                   PDC                                                    
                   PHS                                                    
                   CDMA                                                   
                   Others                                                 
ITS                Car navigation system                                  
                   Others                                                 
Network            Others                                                 
Consumer           STB                                                    
                   DVC                                                    
                   DSC                                                    
                   Game                                                   
                   Others                                                 
File               DVD                                                    
                   OD                                                     
                   HDD                                                    
                   Others                                                 
______________________________________
In table 8, the large category of "Application field" includes PCs (personal computers), peripheral devices, and mobile communication devices. The small category of the same includes desktop PCs, note PCs, keyboards, mice, personal digital cellular (PDC) phones, and personal handy phone systems (PHSs).
Tables 9 and 10 show examples of the contents of categories for
              TABLE 9                                                     
______________________________________                                    
Large category                                                            
              Medium category                                             
                            Small category                                
______________________________________                                    
MPU           16 bits                                                     
              32 bits                                                     
              Others                                                      
MCU           16 bits                                                     
              32 bits                                                     
              Others                                                      
DSP           16-bit fixed point                                          
              20-bit fixed point                                          
              24-bit floating                                             
              point                                                       
              32-bit floating                                             
              point                                                       
Primitive macro                                                           
              Data path     DCT/IDCT                                      
                            FPU                                           
                            ALU                                           
                            Multiplier                                    
                            Others                                        
              I/O macro     PGI                                           
                            GTL                                           
                            LVTTL                                         
                            CTT                                           
                            LVDS                                          
                            LCD driver                                    
                            Others                                        
______________________________________                                    

              TABLE 10                                                    
______________________________________                                    
Primitive macro                                                           
             Mixed signal   AD/DA                                         
                            Op. amp.                                      
                            Comparator                                    
                            Analog switch                                 
                            Reference voltage                             
                            Others                                        
             Memory         SRAM                                          
                            DRAM                                          
                            Flash RAM                                     
                            ROM                                           
                            Others                                        
             Others         FIFO                                          
                            PLL/VCO                                       
                            1H delay line                                 
MPR          Interface/peripheral                                         
                            PCI                                           
                            USB                                           
                            IEEE1394                                      
                            PCMCIA                                        
                            SCSII                                         
                            IrDA                                          
                            Parallel port                                 
                            UART                                          
                            Timer                                         
                            DMAC                                          
                            12CBus                                        
                            Others                                        
             Network        Ethernet                                      
                            ATM                                           
                            XDSL                                          
                            EDDI                                          
                            Others                                        
                            Others                                        
______________________________________
In Tables 9 and 10, the large category of "Function" includes MPUs, DSPs, and primitive macros, and the medium category of the same includes 16 bits, 32 bits, 20-bit fixed point, 32-bit floating point, I/O macros, and memories. For the I/O macros and memories in the medium category of "Function," there are small categories including PCIs, GTLs, SRAMs, and DRAMs.
According to category information such as a company name, division name, application field, and function, catalog information about intellectual property pieces is registered and processed with the use of a menu screen.
FIG. 14 is a diagram for explaining an example of a category conversion process carried out in the system of the present invention. In FIG. 14, reference numeral 31 denotes a management system (first management system) for F company, and 32 denotes a management system (second management system) for M company.
As shown in FIG. 14, the F company employs the first management system 31, the M company employs the second management system 32, and these management systems 31 and 32 differ from each other. Step S31 registers intellectual property under the first management system 31 of the F company. Step S33 converts the registered intellectual property according to category information maintained in step S32 into one handled by the second management system 32 of the M company. Note that step S34 registers category information in step S32 (memory portion).
Namely, the distribution system of the present invention converts the category of a given piece of intellectual property according to category information into a category that is suitable for another management environment. In general, the first management system 31 of the F company includes a plurality of servers, and category information is the same in the servers included in the first management system 31. Similarly, the second management system 32 of the M company includes a plurality of servers, and category information is the same in the servers included in the second management system 32. Nevertheless, the category information of the first management system 31 may be different from that of the second management system 32. Concretely, for example, a large category "MPU" is used in the first management system 31 and a large category "micro processor" is used in the second management system 32, when the IP information is transferred from the first management system 31 to the second management system 32, the large category "MPU" of the first management system 31 is converted to the large category "micro processor" of the second management system 32 (S33), in accordance with the category information (S32) which includes convert information from the first management system 31 to the second management system 32 and is previously registered (S35).
FIG. 15 is a diagram for explaining an example of a comparison displaying process carried out in the system of the present invention.
In the distribution system, step S1 registers IP information (intellectual property), and step S2 maintains retrieval information (catalog retrieval data) from the IP information. Step S3 analyzes (categorizes) the IP information in accordance with the catalog retrieval data, and step S4 maintains the catalog database. Step S5 retrieves a necessary piece of intellectual property according to a retrieval condition input by the user (S401) and displays the result for the user. Step S6 registers comparing item information according to comparing items input by the user (S402), and step S7 displays the compared results (IP catalog) with indicating to the user (S403).
FIG. 16 schematically shows an example of a display screen used when carrying out a comparison displaying process in the system of the present invention.
As shown in FIG. 16, in the display screen used when carrying out a comparison displaying process (S403 of FIG. 15), items (company name, IP name, function, transfer rate, distribution level (disclosure extent), reference, and URL) for IP information are displayed by comparing manner. In FIG. 16, three intellectual properties (NAME: AIC-xxx, MDxxx, and MBxxx) are listed (displayed) with comparing catalog values (items) thereof. Note that these items are previously registered by the user (S402 of FIG. 15). Namely, as described above with reference to FIGS. 15 and 16, the catalog is processed and stored in the memory portion (S4), and when a plurality of intellectual properties are obtained as a retrieval result, these intellectual properties are displayed by comparing items therebetween. Note that the items are determined by the user.
FIG. 17 shows an example of a catalog information entering process carried out in the system of the present invention.
To register catalog information such as the one shown in Tables 5 to 7 for a given piece of intellectual property, step S45 displays a catalog registration menu to let a user select a batch input operation or a menu input operation.
If the batch input operation is selected, step S42 carries out the batch input operation according to a fixed text form such as an SGML form or a CSV form prepared in step S41 and category information stored in a category database maintained in step S43. If the menu input operation is selected, step S44 carries out the menu input operation according to the category information maintained in step S43 and the menus of FIGS. 7A and 7B. Step S46 registers the input catalog information in a database according to categories. The catalog information of Tables 5 to 7 is of an intellectual property piece having the name of "F SPARC831." Various pieces of catalog information are prepared for many intellectual property pieces and are registered in the catalog database in step S46.
FIG. 18 shows an example of intellectual property suitably provided for each development stage by the system of the present invention.
Circuit design data required to develop a semiconductor product differs depending on development stages thereof, as shown in Table 11. Accordingly, the distribution system of the present invention holds circuit data for every development stage of semiconductor devices so that a user may retrieve necessary circuit data according to a development stage. The present invention holds registration rules for circuit data so IL that users may register circuit data according to the rules without mistakes.
Table 11 shows relationships between data types and distribution levels (development stages), and Table 12 shows data types and corresponding expression forms and contents.
              TABLE 11                                                    
______________________________________                                    
Distribution level (Development stage)                                    
Spec.       High     Logical     Physical                                 
Data    Archi-  Be-      RTL +  Net  Lay-                                 
type    tecture havior   script list out   Mask                           
______________________________________                                    
Design data                                                               
Document                                                                  
        ◯                                                     
                ◯                                             
                         ◯                                    
                                ◯                             
                                     ◯                        
                                           ◯                  
C/C++   ◯                                                     
                Δ  Δ                                          
                                Δ                                   
                                     Δ                              
                                           Δ                        
Behavior        ◯                                             
                         Δ                                          
                                Δ                                   
                                     Δ                              
                                           Δ                        
RTL                      ◯                                    
                                Δ                                   
                                     Δ                              
                                           Δ                        
Synthetic                ◯                                    
                                Δ                                   
                                     Δ                              
                                           Δ                        
script                                                                    
Net list                        ◯                             
                                     ◯                        
                                           Δ                        
Simulation                                                                
        ◯                                                     
                ◯                                             
                         ◯                                    
                                ◯                             
                                     ◯                        
                                           ◯                  
data                                                                      
Test data                ◯                                    
                                ◯                             
                                     ◯                        
                                           ◯                  
Floor plan                           ◯                        
                                           Δ                        
data                                                                      
Layout                               ◯                        
                                           Δ                        
data                                                                      
Timing                          Δ                                   
                                     ◯                        
                                           ◯                  
data                                                                      
R/C data                             ◯                        
                                           Δ                        
Mask data                            Δ                              
                                           ◯                  
______________________________________                                    
 ◯: Necessary                                                 
 Δ: Desirable                                                       

              TABLE 12                                                    
______________________________________                                    
Data type  Expression      Contents                                       
______________________________________                                    
Catalog    Text            Characteristics                                
                           (writer name, IP                               
                           form, etc.)                                    
Contents   HTML (text, graphics,                                          
                           Functional outline,                            
           and tables)     directions for use,                            
                           and uses                                       
Document   HTML or text    Detailed                                       
           depending on word                                              
                           specifications                                 
           processor software                                             
C/C++      C, C++                                                         
Behavior   VHDL                                                           
RTL        VHDL, Verilog-HDL                                              
Synthetic script                                                          
           Depending on tools                                             
Net list   VHDL, Verilog-HDL                                              
           EDIF                                                           
Simulation data                                                           
           VHDL, Verilog-HDL, C,                                          
                           Function check data                            
           C++                                                            
Test data  FTDL, VHDL, Verilog-                                           
           HDL                                                            
Floor plan data                                                           
           PDEF                                                           
Layout plan                                                               
           DEF             Layout and wiring                              
                           data                                           
Timing data                                                               
           SDF             Delay and setup                                
                           hold                                           
R/C data   SPF, SPICE      Capacitance and                                
                           resistance                                     
Mask data  GDS II                                                         
______________________________________
In Table 11, design data (circuit data) includes documents, net lists, layout data, and mask data that are dependent on development stages. In Table 12, documents are expressed in HTML and text to describe detailed specifications. The layout data relates to the layout and wiring of elements.
Developing a system LSI involves, for example, a study stage, specification-level design stage, high-level design stage, logical-level design stage, and physical-level design stage. The study stage needs the catalog and contents of intellectual property such as functions, qualities, and providers. The specification-level design stage needs documents about architecture evaluation (specification simulation) and detailed specifications in C/C++. The high-level design stage needs documents, behavior, and simulation data for system verification (operation simulation and operation synthesis). The logical-level design stage needs net lists and test data for logical verification (RTL simulation, logical synthesis, test synthesis, chip design planning, gate level simulation, and timing analysis). The physical-level design stage needs documents, net lists, simulation data, test data, floor plan data, layout data, timing data, R/C data, and mask data for packaging/chip variation (layout, automatic timing adjustment, and test pattern automatic generation).
According to the present invention, these pieces of data are included in intellectual property so that a user may selectively acquire data necessary for each development stage.
FIG. 19 shows an example of a process of setting disclosure extent and mask in the system of the present invention.
A piece of intellectual property may be for a project controlled by the server 231 (FIG. 3), the division controlled by the server 210, the company controlled by the server 200, the specific customer controlled by the server 234, or a customer controlled by the server 101. Depending on these servers and customers, each piece of intellectual property has a different distribution extent.
In FIG. 19, step S62 registers disclosure extent information for each user group. Step S64 registers disclosure mask information to specify masked items for each intellectual property piece. Step S61 registers a piece of intellectual property, and step S63 attaches a disclosure extent and mask to the intellectual property piece according to the disclosure extent information registered in step S62 and the mask information registered in step S64. Step S65 maintains the intellectual property having the disclosure extent and mask. Step S66 provides a user with the intellectual property according to the disclosure extent and mask and a group to which the user belongs. For example, a disclosure extent registered in the server 230 (FIG. 3) of the division C controls the extent of disclosure of hierarchically lower servers such as the server 231.
FIG. 20 shows an example of server information handled by the system of the present invention.
The distribution system of FIG. 3 hierarchically arranges servers. To secure the safety and processing efficiency of intellectual property pieces, the present invention hierarchically controls the intellectual property pieces among the hierarchical servers. The present invention registers, in the servers, each piece of intellectual property with the hierarchical position and disclosure extent thereof. According to the registered hierarchical positions and disclosure extents, the intellectual property pieces are transferred among and accumulated in the servers.
Step S71 maintains server information including disclosure extents, step S75 maintains intellectual property with disclosure extents, step S76 maintains intellectual property for offices, step S77 maintains intellectual property for offices and divisions, and step S78 maintains intellectual property for offices, divisions, and projects. Step S72 registers in office servers (such as 200 of FIG. 3) the information and intellectual property from steps S71, S75, and S76. Step S73 registers in division servers (such as 210 of FIG. 3) the information and intellectual property from steps S71, S75, and S77. Step S74 registers in project servers (such as 231 of FIG. 3) the information and intellectual property from steps S71, S75, and S78.
FIG. 21 shows an example of an approval process carried out in the system of the present invention.
Intellectual property is important for companies, and therefore, disclosure thereof needs approval. The distribution system of the present invention sets approval conditions when registering server information in servers and carries out an approval process when registering intellectual property in the servers. In FIG. 21, step S81 maintains server information with approval conditions, and step S83 maintains intellectual property with approval conditions. Step S82 registers intellectual property and checks to see if the intellectual property is approved for disclosure, and step S84 maintains approved intellectual property. Any piece of intellectual property is allowed to be transferred to approved servers, and any server is allowed to disclose approved intellectual property.
A right to use service through the distribution system of the present invention is controlled according to a user ID and password. The distribution system involves various types of rights such as an intellectual property retrieval/reference right, intellectual property registration/update/deletion right, intellectual property record lookup right, intellectual property registration approval right, and intellectual property registration user ID issuance right. Information used to control a user includes the user name, e-mail address, telephone number, division name, company name, user ID, password, user group name, user ID registration date, user ID expiration date, disclosure approval user ID, type of the right, mail service conditions, etc., of the user.
FIG. 22 shows an example of a retrieval process carried out in the system of the present invention.
It is important for the distribution system to let users easily retrieve necessary pieces of intellectual property. Step S95 maintains intellectual property catalogs. Step S90 displays an intellectual property retrieval screen. Step S92 narrows categories of registered intellectual property. Step S93 carries out a retrieval operation with key words (free words), and step S94 carries out a retrieval operation by specifying category items.
Step S91 displays a retrieval result. Examples of screens displayed in steps S90 and S91 are shown in FIGS. 8A to 8C. Examples of key words used in step S93 are company names such as F company and M company, or the general names of circuits and semiconductor products such as MPU. Step S93 must accept various key words. For example, not only formal company names but also abbreviated company names must be accepted. Further, a variety of names of microprocessors and CPUs must be accepted as key words so that users may retrieve necessary information with these words. An example of narrowing categories is shown in Tables 9 and 10. To narrow items in "Function" in Tables 9 and 10, the large category including MPU, MCU, MPR, etc., medium category including 16 bits, 32 bits, etc., and small category including FPU, ALU, etc., are used.
FIG. 23 shows an example of a mailing process carried out in the system of the present invention.
Users want to receive latest intellectual property in time. Step S101 registers a mailing condition for each user so that mail is sent to the user whenever a registration of new intellectual property is made in the distribution system. When step S103 registers new intellectual property, step S102 automatically informs users of the new registration of intellectual property by mail according to the user information set in step S101.
FIG. 24 shows an example of a displaying process carried out in the system of the present invention.
Users want to easily grasp the processing states of intellectual property. Step S111 registers conditions for displaying registration, update, and deletion processes to be carried out on intellectual property. Step S114 maintains intellectual property, and step S113 carries out registration, update, deletion, and disclosure extent change processes on the intellectual property. Step S112 checks the processing situations of step S113 and displays the situations according to the display conditions set in step S111 so that users may grasp the processing situations.
FIG. 25 shows an example of a logging process carried out in the system of the present invention.
Users want to grasp and analyze how intellectual property is used. Step S121 automatically logs and accumulates user access history and server-to-server link history, and step S122 collects the logs. Step S123 classifies the logs according to services, displays the history, and links the logs with groupware such as the worldwide web. Step S124 makes the logs public through the groupware.
FIG. 26 dynamically shows various processes carried out in the system of the present invention. A first server S200 of FIG. 26 corresponds to, for example, the server 210 of FIG. 3, and a second server S300 of FIG. 26 to the server 220 of FIG. 3.
The server S300 carries out user registration step S301, intellectual property registration step S302, intellectual property deletion/update step S303, intellectual property disclosure control step S304, intellectual property retrieval/reference and mail setting step S305, intellectual property collection step S306, and logging step S307. The server S300 has a storage unit such as a hard disk drive to store a user management database maintained in step S308, a registration record database maintained in step S309, a retrieval/reference record database maintained in step S310, an intellectual property service record database maintained in step S311, and an intellectual property database maintained in step S312.
FIG. 27 shows a server and a storage medium for the system of the present invention. The server 300 may be any one of the servers shown in FIG. 3.
A program for controlling the server 300 according to the present invention is installed in a memory 302 of the server 300. The memory 302 maybe a RAM, a hard disk drive, etc. The program is provided by a supplier 310 to the server 300 through a line or a portable memory 320 such as a CD-ROM on a floppy disk.
As explained above, the distribution system of the present invention distributes intellectual property through the Internet or intranet so that users may receive latest intellectual property at low cost and on time.
The present invention prepares technical information to promote the reuse of intellectual property and the developing efficiency of system LSIs. The present invention enables users to easily get intellectual property such as circuit data through networks. With the present invention, any user may obtain intellectual property that is most suitable for a design stage in which the user is involved.
In this way, the present invention provides users with intellectual property, in particular, semiconductor design property on time and lets the users optimally share the intellectual property.
Many different embodiments of the present invention may be constructed without departing from the spirit and scope of the present invention and it should be understood that the present invention is not limited to the specific embodiments described in this specification, except as defined in the appended claims.

Claims (46)

What is claimed is:
1. A distribution apparatus for distributing intellectual property to be reused for semiconductor product designing, comprising:
a memory portion for registering intellectual property comprising circuit data to be reused for designing a semiconductor product with a catalog used when retrieving the intellectual property, users, and services available for the users;
a processing portion, connected to the memory portion, for providing a user with a service allowed for the user; and
a communication portion, connected to the processing portion, for automatically distributing the intellectual property.
2. A distribution apparatus as claimed in claim 1, wherein the memory portion registers control information about the services, retrieval information about the intellectual property, and extraction information about the intellectual property.
3. A distribution apparatus as claimed in claim 1, wherein the intellectual property includes a catalog used when retrieving the intellectual property, contents effectively representing the intellectual property, and circuit data to be reused for designing a semiconductor product; and the registered intellectual property is processed according to the services so that the users can use the intellectual property.
4. A distribution apparatus as claimed in claim 3, wherein the catalog is processed and stored in the memory portion, and when a plurality of intellectual properties are obtained as a retrieval result, these intellectual properties are displayed by comparing items therebetween.
5. A distribution apparatus as claimed in claim 4, wherein the items are determined by the user.
6. A distribution apparatus as claimed in claim 3, wherein the catalog is registered collectively or through a menu according to category information, and the intellectual property is processed according to the category information.
7. A distribution apparatus as claimed in claim 3, wherein the circuit data is prepared for each development stage of semiconductor products so that a proper piece of circuit data is reused for a given development stage.
8. A distribution apparatus as claimed in claim 3, wherein the circuit data is registered according to registration rules that are set in advance.
9. A distribution apparatus as claimed in claim 3, wherein the users are divided into groups that are related to disclosure extents; and each piece of intellectual property is registered with a disclosure extent for each information item of catalog information so that each piece of the intellectual property is disclosed to the users according to the disclosure extent.
10. A distribution apparatus as claimed in claim 9, wherein a catalog of a given piece of intellectual property is registered with a mask that defines a disclosure extent of the catalog.
11. A distribution apparatus as claimed in claim 3, wherein a retrieval operation on the catalog is carried out by narrowing hierarchical categories related to the catalog and by specifying key words and at least one category item.
12. A distribution apparatus as claimed in claim 1, wherein the memory portion registers category information for intellectual property so that the intellectual property is distributed among different environments according to the category information.
13. A distribution apparatus as claimed in claim 1, wherein a mailing state is registered on a specific occasion for each user to indicate whether or not information about the registration of intellectual property must be sent to the user; and mail is sent to the user according to the mailing state at a specific occasion.
14. A distribution apparatus as claimed in claim 13, wherein the specific occasion is the time of registering, updating and deleting the intellectual property, and the time of changing disclosure extents.
15. A distribution apparatus as claimed in claim 1, wherein each piece of intellectual property is registered with a display condition on a specific occasion so that the intellectual property is processed and displayed according to the display condition.
16. A distribution apparatus as claimed in claim 15, wherein the specific occasion is the time of registering, updating and deleting the intellectual property, and the time of changing disclosure extents.
17. A distribution apparatus as claimed in claim 1, wherein a log of users who accessed the intellectual property is collected; and the log is processed and displayed according to users and is automatically linked with groupware so that the processed log is provided to the users.
18. A distribution apparatus for distributing intellectual property to be reused for semiconductor product designing, comprising:
a registration means for registering intellectual property comprising circuit data to be reused for designing a semiconductor product with a catalog used when retrieving the intellectual property, users, and services available for the users;
an execution means for providing a user with a service allowed for the user; and
a distribution means for automatically distributing the intellectual property.
19. A distribution system having at least one server for distributing intellectual property to be reused for semiconductor product designing, wherein the server comprises:
a memory portion for registering intellectual property comprising circuit data to be reused for designing a semiconductor product with a catalog used when retrieving the intellectual property, users, and services available for the users;
a processing portion, connected to the memory portion, for providing a user with a service allowed for the user; and
a communication portion, connected to the processing portion, for automatically distributing the intellectual property.
20. A distribution system as claimed in claim 19, wherein the distribution system comprises a plurality of servers that are hierarchically managed; and information about the servers is registered with hierarchical information and disclosure extents so that intellectual property is transferred among the servers according to the hierarchical information and disclosure extents.
21. A distribution system as claimed in claim 20, wherein the information about the servers is registered with disclosure approval conditions so that a given server discloses only approved intellectual property pieces.
22. A distribution system as claimed in claim 20, wherein the servers are connected to one another through networks.
23. A distribution system as claimed in claim 22, wherein the networks comprise the internet or an intranet.
24. A distribution system as claimed in claim 19, wherein the memory portion registers control information about the services, retrieval information about the intellectual property, and extraction information about the intellectual property.
25. A distribution system as claimed in claim 19, wherein the intellectual property includes a catalog used when retrieving the intellectual property, contents effectively representing the intellectual property, and circuit data to be reused for designing a semiconductor product; and the registered intellectual property is processed according to the services so that the users use the intellectual property.
26. A distribution system as claimed in claim 25, wherein the catalog is processed and stored in the memory portion, and when a plurality of intellectual properties are obtained as a retrieval result, these intellectual properties are displayed by comparing items therebetween.
27. A distribution system as claimed in claim 26, wherein the items are determined by the user.
28. A distribution system as claimed in claim 25, wherein the catalog is registered collectively or through a menu according to category information, and the intellectual property is processed according to the category information.
29. A distribution system as claimed in claim 25, wherein the circuit data is prepared for each development stage of semiconductor products so that a proper piece of circuit data is reused for a given development stage.
30. A distribution system as claimed in claim 25, wherein the circuit data is registered according to registration rules that are set in advance.
31. A distribution system as claimed in claim 25, wherein the users are divided into groups that are related to disclosure extents; and each piece of intellectual property is registered with a disclosure extent so that each piece of the intellectual property is disclosed to the users according to the disclosure extent.
32. A distribution system as claimed in claim 31, wherein a catalog of a given piece of intellectual property is registered with a mask that defines a disclosure extent of the catalog.
33. A distribution system as claimed in claim 25, wherein a retrieval operation on the catalog is carried out by narrowing hierarchical categories related to the catalog and by specifying key words and at least one category item.
34. A distribution system as claimed in claim 19, wherein the memory portion registers category information for intellectual property so that the intellectual property is distributed among different environments according to the category information.
35. A distribution system as claimed in claim 19, wherein a mailing state is registered at a specific occasion for each user to indicate whether or not information about the registration of intellectual property must be sent to the user; and mail is sent to the user according to the mailing state at a specific occasion.
36. A distribution system as claimed in claim 35, wherein the specific occasion is the time of registering, updating and deleting the intellectual property, and the time of changing disclosure extents.
37. A distribution system as claimed in claim 19, wherein each piece of intellectual property is registered with a display condition at a specific occasion so that the intellectual property is processed and displayed according to the display condition.
38. A distribution system as claimed in claim 37, wherein the specific occasion is the time of registering, updating and deleting the intellectual property, and the time of changing disclosure extents.
39. A distribution system as claimed in claim 19, wherein a log of users who accessed the intellectual property is collected; and the log is processed and displayed according to users and is automatically linked with groupware so that the processed log is provided to the users.
40. A distribution method of distributing intellectual property to be reused for semiconductor product designing, comprising:
registering intellectual property comprising circuit data to be reused for designing a semiconductor product with a catalog used when retrieving the intellectual property, users, and services available for the users;
providing a user with a service allowed for the user; and
automatically distributing the intellectual property.
41. A program storage device readable by a machine, tangibly embodying a program of instructions executable by the machine to perform a distribution method of distributing intellectual property to be reused for semiconductor product designing, the method comprising the steps of:
registering intellectual property comprising circuit data to be reused for designing a semiconductor product with a catalog used when retrieving the intellectual property, users, and services available for the users;
providing a user with a service allowed for the user; and
automatically distributing the intellectual property.
42. A distribution apparatus for distributing intellectual property to be reused for semiconductor product designing, comprising:
a memory portion for registering intellectual property comprising circuit data to be reused for designing a semiconductor product with a content used when retrieving the intellectual property, users, and services available for the users;
a processing portion, connected to the memory portion, for providing a user with a service allowed for the user; and
a communication portion, connected to the processing portion, for automatically distributing the intellectual property.
43. A distribution apparatus for distributing intellectual property to be reused for semiconductor product designing, comprising:
a registration means for registering intellectual property comprising circuit data to be reused for designing a semiconductor product with a content used when retrieving the intellectual property, users, and services available for the users;
an execution means for providing a user with a service allowed for the user; and
a distribution means for automatically distributing the intellectual property.
44. A distribution system having at least one server for distributing intellectual property to be reused for semiconductor product designing, wherein the server comprises:
a memory portion for registering intellectual property comprising circuit data to be reused for designing a semiconductor product with a content used when retrieving the intellectual property, users, and services available for the users;
a processing portion, connected to the memory portion, for providing a user with a service allowed for the user; and
a communication portion, connected to the processing portion, for automatically distributing the intellectual property.
45. A distribution method of distributing intellectual property to be reused for semiconductor product designing, comprising:
registering intellectual property comprising circuit data to be reused for designing a semiconductor product with a content used when retrieving the intellectual property, users, and services available for the users;
providing a user with a service allowed for the user; and
automatically distributing the intellectual property.
46. A program storage device readable by a machine, tangibly embodying a program of instructions executable by the machine to perform a distribution method of distributing intellectual property to be reused for semiconductor product designing, the method comprising:
registering intellectual property comprising circuit data to be reused for designing a semiconductor product with a content used when retrieving the intellectual property, users, and services available for the users;
providing a user with a service allowed for the user; and
automatically distributing the intellectual property.
US09/245,919 1998-02-09 1999-02-08 Method, apparatus, system, and program storage device for distributing intellectual property Expired - Fee Related US6157947A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP10-027456 1998-02-09
JP2745698A JPH11224284A (en) 1998-02-09 1998-02-09 Distribution system and device for semiconductor design resources and medium for storing software for distribution device

Publications (1)

Publication Number Publication Date
US6157947A true US6157947A (en) 2000-12-05

Family

ID=12221628

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/245,919 Expired - Fee Related US6157947A (en) 1998-02-09 1999-02-08 Method, apparatus, system, and program storage device for distributing intellectual property

Country Status (3)

Country Link
US (1) US6157947A (en)
JP (1) JPH11224284A (en)
GB (1) GB2337613A (en)

Cited By (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010034695A1 (en) * 2000-03-02 2001-10-25 Wilkinson William T. Intellectual property financial markets method and system
WO2002019060A2 (en) * 2000-08-28 2002-03-07 Cadence Design Systems, Inc. Open system for simulation engines
US20020029215A1 (en) * 1999-07-09 2002-03-07 Whitmyer Wesley W. Web site automating transfer of intellectual property
WO2002039291A1 (en) * 2000-11-09 2002-05-16 Wilkinson William T Intellectual property commercialization method
US20020059053A1 (en) * 2000-11-15 2002-05-16 Yohei Akita System verification equipment, system verification method and LSI manufacturing method using the system verification equipment
US20020072995A1 (en) * 2000-11-02 2002-06-13 Smith Frank A. Patent licensing process
US20020077870A1 (en) * 2000-10-20 2002-06-20 Wilkinson William T. Method of providing insurance for intellectual property
US20020099637A1 (en) * 2000-07-26 2002-07-25 Wilkinson William T. Intellectual property investment process
US20020116290A1 (en) * 2001-02-20 2002-08-22 Hodges Leslie C. System and method for providing a donor/donee matching service for the donation of intellectual property assets
US6446243B1 (en) * 1999-04-23 2002-09-03 Novas Software, Inc. Method for functional verification of VLSI circuit designs utilizing reusable functional blocks or intellectual property cores
US20020178015A1 (en) * 2001-05-22 2002-11-28 Christopher Zee Methods and systems for archiving, retrieval, indexing and amending of intellectual property
US20030009471A1 (en) * 2001-07-06 2003-01-09 Takeshi Hashizume Semiconductor intellectual property distribution system and semiconductor intellectual property distribution method
US20030050967A1 (en) * 2001-09-11 2003-03-13 Bentley William F. Apparatus and method for optimal selection of IP modules for design integration
US6539520B1 (en) * 2000-11-28 2003-03-25 Advanced Micro Devices, Inc. Systems and methods for generating hardware description code
US20030065642A1 (en) * 2001-03-29 2003-04-03 Christopher Zee Assured archival and retrieval system for digital intellectual property
US20030101035A1 (en) * 2001-11-30 2003-05-29 International Business Machines Corporation Non-redundant collection of harvest events within a batch simulation farm network
US20030101041A1 (en) * 2001-10-30 2003-05-29 International Business Machines Corporation Annealing harvest event testcase collection within a batch simulation farm
US20030101039A1 (en) * 2001-10-30 2003-05-29 International Business Machines Corporation Maintaining data integrity within a distributed simulation environment
US20030125915A1 (en) * 2001-11-30 2003-07-03 International Business Machines Corporation Count data access in a distributed simulation environment
US20030135354A1 (en) * 2001-11-30 2003-07-17 International Business Machines Corporation Tracking converage results in a batch simulation farm network
US6601229B1 (en) * 2000-03-09 2003-07-29 International Business Machines Corporation Client/server behavioral modeling and testcase development using VHDL for improved logic verification
US20030145300A1 (en) * 2002-01-28 2003-07-31 Tran Trung M. Layout tracking solutions
US20030229880A1 (en) * 2002-06-07 2003-12-11 David White Test masks for lithographic and etch processes
US6687710B1 (en) 1999-12-03 2004-02-03 Synchronicity Software, Inc. Intellectual property library management system
US20040025048A1 (en) * 2002-05-20 2004-02-05 Porcari Damian O. Method and system for role-based access control to a collaborative online legal workflow tool
US6721793B1 (en) * 2000-05-10 2004-04-13 Cisco Technology, Inc. Intellectual property over non-internet protocol systems and networks
US6728773B1 (en) * 2000-05-10 2004-04-27 Cisco Technology Inc. System for controlling and regulating distribution of intellectual properties using internet protocol framework
US20040194049A1 (en) * 2003-03-25 2004-09-30 Sharp Kabushiki Kaisha Method and system for designing IC
US20040236753A1 (en) * 2003-05-20 2004-11-25 Porcari Damian O. Method and system for automated messaging in an online legal workflow tool
US20050060500A1 (en) * 2003-09-11 2005-03-17 Taiwan Semiconductor Manufacturing Company, Ltd. General purpose memory compiler system and associated methods
US6885901B2 (en) 2001-09-03 2005-04-26 Kabushiki Kaisha Toshiba LSI manufacturing support server, LSI manufacturing support method, and LSI manufacturing support program
US20050097055A1 (en) * 2003-09-30 2005-05-05 Takeshi Kanamori Computer-implemented intellectual property technology transfer method and system
US20050132306A1 (en) * 2002-06-07 2005-06-16 Praesagus, Inc., A Massachusetts Corporation Characterization and reduction of variation for integrated circuits
US20050132233A1 (en) * 2000-05-10 2005-06-16 Cisco Technology, Inc. Digital rights framework
US20050206957A1 (en) * 2004-03-19 2005-09-22 Taiwan Semiconductor Manufacturing Co., Ltd. System and method for compiling documents and tracking technology changes in a semiconductor manufacturing environment using a document generation engine
US6961913B1 (en) * 1999-11-18 2005-11-01 Matsushita Electric Industrial Co., Ltd. IP base LSI designing system and designing method
US6970814B1 (en) * 2000-03-30 2005-11-29 International Business Machines Corporation Remote IP simulation modeling
US20050278267A1 (en) * 2004-05-28 2005-12-15 Shigeki Mabuchi Method and apparatus for supporting development of integrated circuit
US20060095400A1 (en) * 2004-11-01 2006-05-04 Fujitsu Limited Macro delivery system and macro delivery program
US20060153190A1 (en) * 2005-01-11 2006-07-13 Samsung Electronics Co., Ltd. System-on-a-chip using CDMA bus and data transmission method therefor
US20070011468A1 (en) * 2000-02-14 2007-01-11 Matsushita Electric Industrial Co., Ltd. LSI design method and verification method
US20070157139A1 (en) * 2002-06-07 2007-07-05 David White Characterization and verification for integrated circuit designs
US20070174236A1 (en) * 2006-01-20 2007-07-26 Daniel Pagnussat Technique for supplying a data warehouse whilst ensuring a consistent data view
US20070208697A1 (en) * 2001-06-18 2007-09-06 Pavitra Subramaniam System and method to enable searching across multiple databases and files using a single search
CN100342381C (en) * 2003-04-01 2007-10-10 台湾积体电路制造股份有限公司 Integrated circuit design conforming method and component element, transaction method and product applied thereby
US20080027698A1 (en) * 2002-06-07 2008-01-31 Cadence Design Systems, Inc. Method and System for Handling Process Related Variations for Integrated Circuits Based Upon Reflections
US20080201159A1 (en) * 1999-10-12 2008-08-21 Gabrick John J System for Automating and Managing an Enterprise IP Environment
US20080222581A1 (en) * 2007-03-09 2008-09-11 Mips Technologies, Inc. Remote Interface for Managing the Design and Configuration of an Integrated Circuit Semiconductor Design
US20080222580A1 (en) * 2007-03-09 2008-09-11 Mips Technologies, Inc. System and method for managing the design and configuration of an integrated circuit semiconductor design
US7464108B1 (en) 2000-08-11 2008-12-09 Sorensen Research And Development Trust Management and publication of ideas for inventions accumulated in a computer database
US20090112712A1 (en) * 2007-10-31 2009-04-30 Cheryl Milone Method and system for the requesting receipt and exchange of information
US7797373B1 (en) * 2000-03-03 2010-09-14 Martin S Berger System and method for promoting intellectual property
US8527355B2 (en) 2007-03-28 2013-09-03 Article One Partners Holdings, Llc Method and system for requesting prior art from the public in exchange for a reward
US8806319B1 (en) * 2000-04-12 2014-08-12 Ptc Inc. Method and apparatus for linking non-geometric data to geometric elements of a CAD file independent of the proprietary CAD file format
US20220284162A1 (en) * 2020-10-21 2022-09-08 Taiwan Semiconductor Manufacturing Company, Ltd. Circuit Synthesis Optimization for Implements on Integrated Circuit

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8332740B2 (en) 2000-01-19 2012-12-11 Graham John D Systems and method for management of intangible assets
WO2001054031A2 (en) * 2000-01-19 2001-07-26 Iddex Corporation Systems and methods for managing intellectual property
JP2001290844A (en) * 2000-04-05 2001-10-19 Nec Corp System developing method, development assistance system, and storage medium stored with program
JP2001290853A (en) * 2000-04-05 2001-10-19 Nec Corp Developing method, developemnt assistance system, and storage medium stored with program
JP2001312611A (en) * 2000-04-28 2001-11-09 Toshiba Corp Method and system for electronic commerce of semiconductor ip
JP2001326151A (en) 2000-05-16 2001-11-22 Nec Corp Semiconductor integrated circuit manufacturing system
JP2002099583A (en) * 2000-07-19 2002-04-05 Toshiba Tec Corp Method and system for circuit design support and computer-readable recording medium with program recorded thereon
JP3415819B2 (en) * 2000-09-11 2003-06-09 株式会社半導体理工学研究センター Manufacturing process sharing system and manufacturing process sharing method
US7958213B1 (en) 2000-09-21 2011-06-07 Siemens Enterprise Communications, Inc. Processing electronic messages
JP3810630B2 (en) * 2000-11-27 2006-08-16 株式会社キョウデン Substrate design manufacturing method
JP2002215690A (en) * 2001-01-16 2002-08-02 Oki Electric Ind Co Ltd Design support method
JP2002358449A (en) * 2001-03-30 2002-12-13 Toshiba Corp Dealing method, dealing system, and dealing program for electronic product
US6578174B2 (en) * 2001-06-08 2003-06-10 Cadence Design Systems, Inc. Method and system for chip design using remotely located resources
JP4918278B2 (en) * 2006-04-28 2012-04-18 富士通セミコンダクター株式会社 LSI data provision system for customers
JP6851856B2 (en) * 2017-03-01 2021-03-31 株式会社日立製作所 Co-design support device, co-design support method, and program

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5027398A (en) * 1987-11-13 1991-06-25 Kabushiki Kaisha Toshiba Copy prevention apparatus and method therefor
US5499297A (en) * 1992-04-17 1996-03-12 Secure Computing Corporation System and method for trusted path communications
JPH0969112A (en) * 1995-08-31 1997-03-11 Nippon Kaihatsu Ginkou Intelligent estate information management system
WO1997022074A1 (en) * 1995-12-11 1997-06-19 Cybergold, Inc. Method for trading customer attention for advertisement
WO1997046950A1 (en) * 1996-06-04 1997-12-11 Multex Systems, Inc. Information delivery system and method
JPH10134074A (en) * 1996-10-30 1998-05-22 Mitsubishi Rayon Co Ltd Data base retrieval device
US5801958A (en) * 1990-04-06 1998-09-01 Lsi Logic Corporation Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information
US5933498A (en) * 1996-01-11 1999-08-03 Mrj, Inc. System for controlling access and distribution of digital property
US5963454A (en) * 1996-09-25 1999-10-05 Vlsi Technology, Inc. Method and apparatus for efficiently implementing complex function blocks in integrated circuit designs
US5999907A (en) * 1993-12-06 1999-12-07 Donner; Irah H. Intellectual property audit system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08153129A (en) * 1994-09-27 1996-06-11 Toshiba Corp Reuse facilitating device
JPH09311886A (en) * 1995-12-26 1997-12-02 Matsushita Electric Ind Co Ltd Automatic designing method for semiconductor integrated circuit
JPH09260499A (en) * 1996-03-18 1997-10-03 Dainippon Printing Co Ltd Computer for delay time between designated nodes in integrated circuit
JPH1013407A (en) * 1996-06-25 1998-01-16 Fukushima Nippon Denki Kk Scramble pattern setting system

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5027398A (en) * 1987-11-13 1991-06-25 Kabushiki Kaisha Toshiba Copy prevention apparatus and method therefor
US5801958A (en) * 1990-04-06 1998-09-01 Lsi Logic Corporation Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information
US5499297A (en) * 1992-04-17 1996-03-12 Secure Computing Corporation System and method for trusted path communications
US5999907A (en) * 1993-12-06 1999-12-07 Donner; Irah H. Intellectual property audit system
JPH0969112A (en) * 1995-08-31 1997-03-11 Nippon Kaihatsu Ginkou Intelligent estate information management system
WO1997022074A1 (en) * 1995-12-11 1997-06-19 Cybergold, Inc. Method for trading customer attention for advertisement
US5933498A (en) * 1996-01-11 1999-08-03 Mrj, Inc. System for controlling access and distribution of digital property
WO1997046950A1 (en) * 1996-06-04 1997-12-11 Multex Systems, Inc. Information delivery system and method
US5963454A (en) * 1996-09-25 1999-10-05 Vlsi Technology, Inc. Method and apparatus for efficiently implementing complex function blocks in integrated circuit designs
JPH10134074A (en) * 1996-10-30 1998-05-22 Mitsubishi Rayon Co Ltd Data base retrieval device

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
A. Marken, "Data Structures for Enterprise Information", International Journal of Micrographics and Optical Technology, vol. 15, No. 2, pp. 2-3, 1997, see especially Inspect abstract accession No. 5612799.
A. Marken, "Data Structures for Enterprise Information", International Journal of Micrographics and Optical Technology, vol. 15, No. 2, pp. 2-3, 1997.
A. Marken, Data Structures for Enterprise Information , International Journal of Micrographics and Optical Technology, vol. 15, No. 2, pp. 2 3, 1997, see especially Inspect abstract accession No. 5612799. *
A. Marken, Data Structures for Enterprise Information , International Journal of Micrographics and Optical Technology, vol. 15, No. 2, pp. 2 3, 1997. *

Cited By (100)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6446243B1 (en) * 1999-04-23 2002-09-03 Novas Software, Inc. Method for functional verification of VLSI circuit designs utilizing reusable functional blocks or intellectual property cores
US20020029215A1 (en) * 1999-07-09 2002-03-07 Whitmyer Wesley W. Web site automating transfer of intellectual property
US20080040356A1 (en) * 1999-07-09 2008-02-14 Whitserve, Llc Web site automating transfer of intellectual property
US20080201159A1 (en) * 1999-10-12 2008-08-21 Gabrick John J System for Automating and Managing an Enterprise IP Environment
US6961913B1 (en) * 1999-11-18 2005-11-01 Matsushita Electric Industrial Co., Ltd. IP base LSI designing system and designing method
US6687710B1 (en) 1999-12-03 2004-02-03 Synchronicity Software, Inc. Intellectual property library management system
US7281136B2 (en) 2000-02-14 2007-10-09 Matsushita Electric Industrial Co., Ltd. LSI design method and verification method
US20080028233A1 (en) * 2000-02-14 2008-01-31 Matsushita Electric Industrial Co., Ltd. LSI design method and verification method
US20070011468A1 (en) * 2000-02-14 2007-01-11 Matsushita Electric Industrial Co., Ltd. LSI design method and verification method
US20010034695A1 (en) * 2000-03-02 2001-10-25 Wilkinson William T. Intellectual property financial markets method and system
US8752037B2 (en) 2000-03-03 2014-06-10 Martin S. Berger System and method for promoting intellectual property
US8086696B2 (en) 2000-03-03 2011-12-27 Berger Martin S System and method for promoting intellectual property
US7797373B1 (en) * 2000-03-03 2010-09-14 Martin S Berger System and method for promoting intellectual property
US8086542B2 (en) 2000-03-03 2011-12-27 Berger Martin S System and method for promoting intellectual property
US6601229B1 (en) * 2000-03-09 2003-07-29 International Business Machines Corporation Client/server behavioral modeling and testcase development using VHDL for improved logic verification
US6970814B1 (en) * 2000-03-30 2005-11-29 International Business Machines Corporation Remote IP simulation modeling
US8806319B1 (en) * 2000-04-12 2014-08-12 Ptc Inc. Method and apparatus for linking non-geometric data to geometric elements of a CAD file independent of the proprietary CAD file format
US6721793B1 (en) * 2000-05-10 2004-04-13 Cisco Technology, Inc. Intellectual property over non-internet protocol systems and networks
US6728773B1 (en) * 2000-05-10 2004-04-27 Cisco Technology Inc. System for controlling and regulating distribution of intellectual properties using internet protocol framework
US20050132233A1 (en) * 2000-05-10 2005-06-16 Cisco Technology, Inc. Digital rights framework
US20020099637A1 (en) * 2000-07-26 2002-07-25 Wilkinson William T. Intellectual property investment process
US7464108B1 (en) 2000-08-11 2008-12-09 Sorensen Research And Development Trust Management and publication of ideas for inventions accumulated in a computer database
WO2002019060A3 (en) * 2000-08-28 2008-03-20 Cadence Design Systems Inc Open system for simulation engines
US7246055B1 (en) * 2000-08-28 2007-07-17 Cadence Design Systems, Inc. Open system for simulation engines to communicate across multiple sites using a portal methodology
WO2002019060A2 (en) * 2000-08-28 2002-03-07 Cadence Design Systems, Inc. Open system for simulation engines
US20020077870A1 (en) * 2000-10-20 2002-06-20 Wilkinson William T. Method of providing insurance for intellectual property
US20020072995A1 (en) * 2000-11-02 2002-06-13 Smith Frank A. Patent licensing process
WO2002039291A1 (en) * 2000-11-09 2002-05-16 Wilkinson William T Intellectual property commercialization method
US20020087448A1 (en) * 2000-11-09 2002-07-04 Wilkinson William T. Intellectual property commercialization method
US20020059053A1 (en) * 2000-11-15 2002-05-16 Yohei Akita System verification equipment, system verification method and LSI manufacturing method using the system verification equipment
US7039576B2 (en) * 2000-11-15 2006-05-02 Renesas Technology Corporation System verification equipment, system verification method and LSI manufacturing method using the system verification equipment
US6539520B1 (en) * 2000-11-28 2003-03-25 Advanced Micro Devices, Inc. Systems and methods for generating hardware description code
US20020116290A1 (en) * 2001-02-20 2002-08-22 Hodges Leslie C. System and method for providing a donor/donee matching service for the donation of intellectual property assets
US20030065642A1 (en) * 2001-03-29 2003-04-03 Christopher Zee Assured archival and retrieval system for digital intellectual property
US7856414B2 (en) * 2001-03-29 2010-12-21 Christopher Zee Assured archival and retrieval system for digital intellectual property
US20110119165A1 (en) * 2001-03-29 2011-05-19 Christopher Zee Access files and transferable access right system for digital intellectual property
US20020178015A1 (en) * 2001-05-22 2002-11-28 Christopher Zee Methods and systems for archiving, retrieval, indexing and amending of intellectual property
US7194490B2 (en) * 2001-05-22 2007-03-20 Christopher Zee Method for the assured and enduring archival of intellectual property
US20070208697A1 (en) * 2001-06-18 2007-09-06 Pavitra Subramaniam System and method to enable searching across multiple databases and files using a single search
US20030009471A1 (en) * 2001-07-06 2003-01-09 Takeshi Hashizume Semiconductor intellectual property distribution system and semiconductor intellectual property distribution method
US6885901B2 (en) 2001-09-03 2005-04-26 Kabushiki Kaisha Toshiba LSI manufacturing support server, LSI manufacturing support method, and LSI manufacturing support program
US20030050967A1 (en) * 2001-09-11 2003-03-13 Bentley William F. Apparatus and method for optimal selection of IP modules for design integration
US20030101041A1 (en) * 2001-10-30 2003-05-29 International Business Machines Corporation Annealing harvest event testcase collection within a batch simulation farm
US20030101039A1 (en) * 2001-10-30 2003-05-29 International Business Machines Corporation Maintaining data integrity within a distributed simulation environment
US7092868B2 (en) 2001-10-30 2006-08-15 International Business Machines Corporation Annealing harvest event testcase collection within a batch simulation farm
US7143019B2 (en) 2001-10-30 2006-11-28 International Business Machines Corporation Maintaining data integrity within a distributed simulation environment
US20030101035A1 (en) * 2001-11-30 2003-05-29 International Business Machines Corporation Non-redundant collection of harvest events within a batch simulation farm network
US7359847B2 (en) 2001-11-30 2008-04-15 International Business Machines Corporation Tracking converage results in a batch simulation farm network
US7085703B2 (en) * 2001-11-30 2006-08-01 International Business Machines Corporation Count data access in a distributed simulation environment
US7143018B2 (en) 2001-11-30 2006-11-28 International Business Machines Corporation Non-redundant collection of harvest events within a batch simulation farm network
US20030125915A1 (en) * 2001-11-30 2003-07-03 International Business Machines Corporation Count data access in a distributed simulation environment
US20030135354A1 (en) * 2001-11-30 2003-07-17 International Business Machines Corporation Tracking converage results in a batch simulation farm network
US20030145300A1 (en) * 2002-01-28 2003-07-31 Tran Trung M. Layout tracking solutions
US20040025048A1 (en) * 2002-05-20 2004-02-05 Porcari Damian O. Method and system for role-based access control to a collaborative online legal workflow tool
US20030229412A1 (en) * 2002-06-07 2003-12-11 David White Electronic design for integrated circuits based on process related variations
US20080027698A1 (en) * 2002-06-07 2008-01-31 Cadence Design Systems, Inc. Method and System for Handling Process Related Variations for Integrated Circuits Based Upon Reflections
US7243316B2 (en) 2002-06-07 2007-07-10 Praesagus, Inc. Test masks for lithographic and etch processes
US20030229880A1 (en) * 2002-06-07 2003-12-11 David White Test masks for lithographic and etch processes
US7174520B2 (en) 2002-06-07 2007-02-06 Praesagus, Inc. Characterization and verification for integrated circuit designs
US20030229881A1 (en) * 2002-06-07 2003-12-11 David White Adjustment of masks for integrated circuit fabrication
US20030229410A1 (en) * 2002-06-07 2003-12-11 Smith Taber H. Integrated circuit metrology
US20030229868A1 (en) * 2002-06-07 2003-12-11 David White Electronic design for integrated circuits based process related variations
US20070157139A1 (en) * 2002-06-07 2007-07-05 David White Characterization and verification for integrated circuit designs
US7325206B2 (en) * 2002-06-07 2008-01-29 Cadence Design Systems, Inc. Electronic design for integrated circuits based process related variations
US8001516B2 (en) 2002-06-07 2011-08-16 Cadence Design Systems, Inc. Characterization and reduction of variation for integrated circuits
US7712056B2 (en) 2002-06-07 2010-05-04 Cadence Design Systems, Inc. Characterization and verification for integrated circuit designs
US7962867B2 (en) 2002-06-07 2011-06-14 Cadence Design Systems, Inc. Electronic design for integrated circuits based on process related variations
US20050132306A1 (en) * 2002-06-07 2005-06-16 Praesagus, Inc., A Massachusetts Corporation Characterization and reduction of variation for integrated circuits
US7353475B2 (en) 2002-06-07 2008-04-01 Cadence Design Systems, Inc. Electronic design for integrated circuits based on process related variations
US20030237064A1 (en) * 2002-06-07 2003-12-25 David White Characterization and verification for integrated circuit designs
US7363099B2 (en) 2002-06-07 2008-04-22 Cadence Design Systems, Inc. Integrated circuit metrology
US7367008B2 (en) 2002-06-07 2008-04-29 Cadence Design Systems, Inc. Adjustment of masks for integrated circuit fabrication
US7383521B2 (en) 2002-06-07 2008-06-03 Cadence Design Systems, Inc. Characterization and reduction of variation for integrated circuits
US7853904B2 (en) 2002-06-07 2010-12-14 Cadence Design Systems, Inc. Method and system for handling process related variations for integrated circuits based upon reflections
US20080216027A1 (en) * 2002-06-07 2008-09-04 Cadence Design Systems, Inc. Electronic Design for Integrated Circuits Based on Process Related Variations
US20040194049A1 (en) * 2003-03-25 2004-09-30 Sharp Kabushiki Kaisha Method and system for designing IC
CN100342381C (en) * 2003-04-01 2007-10-10 台湾积体电路制造股份有限公司 Integrated circuit design conforming method and component element, transaction method and product applied thereby
US20040236753A1 (en) * 2003-05-20 2004-11-25 Porcari Damian O. Method and system for automated messaging in an online legal workflow tool
US7461371B2 (en) * 2003-09-11 2008-12-02 Taiwan Semiconductor Manufacturing Company, Ltd. General purpose memory compiler system and associated methods
US20050060500A1 (en) * 2003-09-11 2005-03-17 Taiwan Semiconductor Manufacturing Company, Ltd. General purpose memory compiler system and associated methods
US20050097055A1 (en) * 2003-09-30 2005-05-05 Takeshi Kanamori Computer-implemented intellectual property technology transfer method and system
US20050108039A1 (en) * 2003-09-30 2005-05-19 Takeshi Kanamori Semiconductor intellectual property technology transfer method and system
US7469376B2 (en) 2004-03-19 2008-12-23 Taiwan Semiconductor Manufacturing Company, Ltd. System and method for compiling documents and tracking technology changes in a semiconductor manufacturing environment using a document generation engine
US20050206957A1 (en) * 2004-03-19 2005-09-22 Taiwan Semiconductor Manufacturing Co., Ltd. System and method for compiling documents and tracking technology changes in a semiconductor manufacturing environment using a document generation engine
US20050278267A1 (en) * 2004-05-28 2005-12-15 Shigeki Mabuchi Method and apparatus for supporting development of integrated circuit
US7243311B2 (en) * 2004-05-28 2007-07-10 Rohm Co., Ltd. Method and apparatus for supporting development of integrated circuit and a transactional business method involving contracting and licensing
US20060095400A1 (en) * 2004-11-01 2006-05-04 Fujitsu Limited Macro delivery system and macro delivery program
US7840560B2 (en) * 2004-11-01 2010-11-23 Fujitsu Semiconductor Limited Macro delivery system and macro delivery program
US20060153190A1 (en) * 2005-01-11 2006-07-13 Samsung Electronics Co., Ltd. System-on-a-chip using CDMA bus and data transmission method therefor
US7599968B2 (en) * 2006-01-20 2009-10-06 Ubs Ag Technique for supplying a data warehouse whilst ensuring a consistent data view
US20070174236A1 (en) * 2006-01-20 2007-07-26 Daniel Pagnussat Technique for supplying a data warehouse whilst ensuring a consistent data view
US20080222581A1 (en) * 2007-03-09 2008-09-11 Mips Technologies, Inc. Remote Interface for Managing the Design and Configuration of an Integrated Circuit Semiconductor Design
US20080222580A1 (en) * 2007-03-09 2008-09-11 Mips Technologies, Inc. System and method for managing the design and configuration of an integrated circuit semiconductor design
US8103987B2 (en) 2007-03-09 2012-01-24 Mips Technologies, Inc. System and method for managing the design and configuration of an integrated circuit semiconductor design
US10867333B2 (en) 2007-03-09 2020-12-15 Arm Finance Overseas Limited Systems and methods for creating an integrated circuit with a remote device
US8527355B2 (en) 2007-03-28 2013-09-03 Article One Partners Holdings, Llc Method and system for requesting prior art from the public in exchange for a reward
US7991624B2 (en) * 2007-10-31 2011-08-02 Article One Partners Holdings Method and system for the requesting receipt and exchange of information
US20090112712A1 (en) * 2007-10-31 2009-04-30 Cheryl Milone Method and system for the requesting receipt and exchange of information
US20220284162A1 (en) * 2020-10-21 2022-09-08 Taiwan Semiconductor Manufacturing Company, Ltd. Circuit Synthesis Optimization for Implements on Integrated Circuit
US11900037B2 (en) * 2020-10-21 2024-02-13 Taiwan Semiconductor Manufacturing Company, Ltd. Circuit synthesis optimization for implements on integrated circuit

Also Published As

Publication number Publication date
GB9902887D0 (en) 1999-03-31
JPH11224284A (en) 1999-08-17
GB2337613A (en) 1999-11-24

Similar Documents

Publication Publication Date Title
US6157947A (en) Method, apparatus, system, and program storage device for distributing intellectual property
JP3121548B2 (en) Machine translation method and apparatus
US6757706B1 (en) Method and apparatus for providing responses for requests of off-line clients
US20020156757A1 (en) Electronic product design system
US20110289407A1 (en) Font recommendation engine
US20070288477A1 (en) Information processing apparatus, information processing system, information processing method, and computer program
US20080098025A1 (en) Electronic catalog
US20040243575A1 (en) Information searching system
CN100456296C (en) Method for sequencing multi-medium file search engine
JP2007193697A (en) Information collection apparatus, information collection method and program
JPH10254886A (en) Addition/retrieval system for additional information to retrieval result content in retrieval system
JP2012123675A (en) Method and system for extracting system component
JP4490029B2 (en) Information analysis apparatus, control method therefor, information analysis system, and program
WO2019235131A1 (en) Search text generation system and search text generation method
KR20110132849A (en) Device and method for transformation url
Johnson-Laird Looking Forward, Legislating Backward
KR20050109106A (en) Internet search system and method for providing integrated search results efficiently
JP2002014994A (en) Device and method for management of web page attribute
Hwang et al. I-WAP: an intelligent WAP site management system
JP2006236228A (en) System and method for providing evaluation information
US20040125132A1 (en) Method, apparatus and program for supplying content-related information
US20020062448A1 (en) Service providing system, service providing terminal, client terminal, and storage medium
JP2005208901A (en) Information retrieval system, and program
CN101339548A (en) Method for implementing resource search proxy to mobile phone by internet
JP2002063170A (en) Method for regulating web retrieval

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJITSU LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WATANABE, YOSHIAKI;IINO, SHIGEYO;MORITA, YASUAKI;AND OTHERS;REEL/FRAME:009760/0230

Effective date: 19990127

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20041205