US6101100A - Multi-electronic device package - Google Patents

Multi-electronic device package Download PDF

Info

Publication number
US6101100A
US6101100A US09/330,170 US33017099A US6101100A US 6101100 A US6101100 A US 6101100A US 33017099 A US33017099 A US 33017099A US 6101100 A US6101100 A US 6101100A
Authority
US
United States
Prior art keywords
substrate
layer
circuitry
electronic device
device package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/330,170
Inventor
Joseph Michael Londa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US09/330,170 priority Critical patent/US6101100A/en
Application granted granted Critical
Publication of US6101100A publication Critical patent/US6101100A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1076—Shape of the containers
    • H01L2225/1088—Arrangements to limit the height of the assembly
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1094—Thermal management, e.g. cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/15165—Monolayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • This invention relates to electronic device packages for multiple electronic devices, such as integrated circuits, memory chips, or the like.
  • MCM Multiple chip module
  • Burn-in is performed to screen out weak chips or dice and validate that each die in a MCM is a known good die (KGD). If a two-dimensional MCM fails during burn-in, the entire module must be discharged or repaired using a costly removal procedure wherein the defective die is removed and replaced with a known good die. Thus, as the number of dice in a two-dimensional MCM increases, the yield for functional modules decreases.
  • each two-dimensional MCM layer can be tested and burned in separately to validate that each two-dimensional MCM layer and dice therein are known good.
  • the resulting yields for functional three-dimensional modules are greater than two-dimensional modules having equivalent chip or circuit densities. Also, by performing burn-in at the MCM level, known good die testing of each die can be avoided.
  • the present invention is directed to a multi-electronic device package comprising a first substrate having a first surface and opposed second surface wherein the first substrate includes a first opening and a first layer of electrically conductive circuitry formed on the first surface of the first substrate.
  • the electronic device package further includes a second substrate having a first surface and an opposed second surface wherein the second substrate includes a second opening and a second layer of electrically conductive circuitry formed on the second surface of the second substrate.
  • a thermally and electrically conductive plane having a first surface and an opposed second surface is included. The plane is positioned between the first substrate and the second substrate and covers the first and second openings.
  • a first electronic device is secured to the first surface of the plane such that the first electronic device is positioned within the first opening and wherein the first electronic device is electrically coupled to the first layer of circuitry.
  • the electronic device package further includes a second electronic device secured to the second surface of the plane such that the second electronic device is positioned within the second opening.
  • the second electronic device is electrically coupled to the second layer of circuitry, and the first layer of circuitry is electrically coupled to the second layer of circuitry.
  • the first layer of circuitry is adapted for electrical coupling to a second electronic device package, and the second layer of circuitry is adapted for electrical coupling to a third external circuitized substrate.
  • the present invention is also directed to multi-electronic device package comprising a first substrate having a first surface and an opposed second surface wherein the first surface includes a first cavity extending from the first surface partially into the first substrate.
  • a first layer of electrically conductive circuitry is formed on the first surface of the first substrate, and a second layer of electrically conductive circuitry is formed on the second surface of the first substrate wherein the second layer of circuitry is electrically coupled to the first layer of the circuitry and wherein the second layer of circuitry is adapted for electrical coupling to a third external circuitized substrate.
  • the electronic device package further includes a first electronic device secured to the first substrate such that the first electronic device is positioned within the first cavity. The first electronic device is electrically coupled to the first layer of circuitry.
  • a second substrate having a first surface and an opposed second surface is included, and a third layer of electrically conductive circuitry is formed on the second surface of the second substrate.
  • the electronic device package further includes a second electronic device coupled to the second substrate wherein the second electronic device is electrically coupled to the third layer of circuitry and wherein the first and second substrates are bonded together along a common interface such that the second electronic device and the second surface of the second substrate faces the first electronic device and the first surface of the first substrate and wherein said first layer of circuitry is electrically coupled to the third layer of circuitry.
  • the present invention is also directed to a multi-electronic device package comprising a first substrate having a first surface and an opposed second surface; a first layer of electrically conductive circuitry formed on the first surface of the first substrate; a second layer of electrically conductive circuitry formed on the second surface of the first substrate wherein the second layer of circuitry is electrically coupled to said first layer of circuitry and wherein the second layer of circuitry is adapted for electrical coupling to a third external circuitized substrate.
  • the electronic device package further comprises an electronic device secured to the first substrate and electrically coupled to the first layer of circuitry; a second substrate having a first surface and an opposed second surface; a third layer of electrically conductive circuitry formed on the first surface of the second substrate; a second electronic device coupled to the second substrate wherein the second electronic device is electrically coupled to the third layer of circuitry; a fourth layer of electrically conductive circuitry formed on the second surface of the second substrate wherein the fourth layer of circuitry is electrically coupled to the third layer of circuitry; and a first encapsulant covering the first electronic device and a portion of the first layer of circuitry.
  • the second substrate includes a cavity extending from the second surface of the second substrate partially into the second substrate wherein the first and second substrates are bonded together along a common interface such that the second surface of the second substrate faces the first surface of the first substrate and at least a portion of the encapsulant extends into the cavity to thereby decrease the distance between the second surface of the second substrate and the first surface of the first substrate.
  • the primary advantage of the present invention is an improved multi-electronic device package design having increased chip density, lower overall profile, and greater heat dissipation performance than prior art multi-chip module designs.
  • the present invention provides the advantage of avoiding the need for known good die (KGD) to manufacture MCMs.
  • FIG. 1 is a perspective view of a multi-electronic device package according to the present invention.
  • FIG. 2 is a cross-sectional view of the multi-electronic device package of FIG. 1.
  • FIG. 3 is a perspective view of an alternative embodiment of a multi-electronic device package according to the present invention.
  • FIG. 4 is a cross-sectional view of the multi-electronic device package of FIG. 3.
  • FIG. 5 is a perspective view of a second alternative embodiment of a multi-electronic device package according to the present invention.
  • FIG. 6 is a cross-sectional view of the multi-electronic device package of FIG. 5.
  • Multi-electronic device package 10 is also known as a ball grid array (BGA) package.
  • Multi-electronic device package 10 includes a first substrate 12 having a first surface 14 and an opposed second surface 16.
  • Substrate 12 is a dielectric material, i.e., a non-electrically conductive material such as a pre-preg comprising epoxy resin impregnated with glass fabric.
  • First substrate 12 includes a first opening 18.
  • a first layer of electrically conductive circuitry 20 is formed on first surface 14 of first substrate 12.
  • Multi-electronic device package 10 further includes a second substrate 22 having a first surface 24 and an opposed second surface 26.
  • Second substrate 22 is preferably also made from pre-preg comprising epoxy resin impregnated with glass fabric.
  • the second substrate 22 includes a second opening 28.
  • a thermally and electrically conductive plane 30 having a first substrate 32 and an opposed second surface 34 is provided. Plane 30 is positioned between first substrate 12 and second substrate 22 and covers first and second openings 18, 28. Plane 30 is preferably a copper foil sheet, but it will be appreciated that plane 30 may be constructed from other thermally and electrically conductive materials such as aluminum or the like.
  • the first electronic device 36 is secured to first surface 32 of plane 30 such that first electronic device 36 is positioned within first opening 18.
  • First electronic device 36 is electrically coupled to first layer of circuitry 20.
  • First electronic device 36 may be any electrical based component, such as an integrated circuit, memory chip, and/or semiconductor die having contacts 38a, 38b.
  • a second electronic device 40 is secured to second surface 34 of plane 30 such that second electronic device 40 is positioned within second opening 28.
  • Second electronic device 40 is electrically coupled to a second layer of circuitry 27 formed on second surface 34 of second substrate 22 via contacts 38c, 38d.
  • First layer of circuitry 20 is electrically coupled to second layer of circuitry 27, and first layer of circuitry 20 is adapted for electrical coupling to a second electronic package 10'.
  • second layer of circuitry 27 is adapted for electrical coupling to a third external circuitized substrate (not shown).
  • second electronic package 10' is shown in phantom as being identical to multi-electronic device package 10, second electronic package 10' can take on various other forms such as those designs already described in the prior art and/or those designs to be described in FIGS. 3-6.
  • multi-electronic device package 10 further comprises a plurality of plated through holes 42, 44, 46, 48, 50, 52 extending through first and second substrates 12, 22 and plane 30 for electrically coupling first and second layers of circuitry 20, 27.
  • Second layer of circuitry 27 includes a plurality of solder ball pads 54, 56, 58, 60, 62, 64. Solder balls 66, 68, 70, 72, 74, 76 are coupled to or soldered to solder ball pads 54, 56, 58, 60, 62, 64, respectively, to electrically couple second layer of circuitry 27 to the third external circuitized substrate (not shown) as well known in the art.
  • Second electronic package 10' includes, at a minimum, the following parts: a fourth substrate 22' having a first surface 24' and a second surface 26' opposed to first surface 24'; a third layer of electrically conductive circuitry 27' formed on second surface 26' of fourth substrate 22'; and a third electronic device 40' coupled to fourth substrate 22' and electrically coupled to third layer of circuitry 27'.
  • Second electronic device package 10' is stacked on top of multi-electronic device package 10 and attached thereto.
  • Third layer of circuitry 27' includes a plurality of solder ball pads 54', 56', 58', 60', 62', and 64'.
  • First layer of circuitry 20 includes a corresponding solder ball pad 78, 80, 82, 84, 86, and 88 for each solder ball pad 54', 56', 58', 60', 62', and 64' of third layer of circuitry 27'.
  • Solder balls 90, 92, 94, 96, 98, and 100 are coupled to each solder ball pad 54', 56', 58', 60', 62', and 64', respectively, and each corresponding solder ball pad 78, 80, 82, 84, 86, and 88 to attach multi-electronic package 10 to second electronic package 10' and to electrically couple first layer of circuitry 20 to third layer of circuitry 27'.
  • Multi-electronic device package 10 further includes bond wires 102a, 102b, 102c, and 102d made of electrically conductive material, such as gold or copper.
  • Bond wires 102a, 102b are coupled between contacts 38a, 38b of first electronic device 36 and first layer of circuitry 20 to electrically couple first electronic device 36 to first layer of circuitry 20.
  • Bond wires 102c, 102d are coupled between contacts 38a, 38b of second electronic device 40 and second layer of circuitry 27 to electrically couple second electronic device 40 to the second layer of circuitry 27.
  • Bond wires 102a, 102b, 102c, 102d may be coupled to contacts 38a, 38b, 38c, 38d and first and second layers of circuitry 20, 27 using known wire bonding techniques.
  • Multi-electronic device package 10 further includes a first encapsulant 104 preferably made of epoxy resin for covering electronic device 36, bond wires 102a, 102b and a portion of first layer of circuitry 20 and a second encapsulant 106 preferably made of an epoxy resin for covering second electronic device 40, bond wires 102c, 102d, and a portion of second layer of circuitry 27.
  • First encapsulant 104 may be bound to an encapsulant associated with second electronic package 10' to physically couple first electronic package 10 to second electronic package 10'.
  • first and second encapsulant 104, 106 may take the form of a single integral encapsulant which wraps around first electronic package 10.
  • Multi-electronic device package 300 includes a first substrate 312 having a first surface 314 and opposed second surface 316.
  • First surface 314 includes a first cavity 318 extending from first surface 314 partially into first substrate 312.
  • a first layer of electrically conductive circuitry 320 is formed on first surface 314 of first substrate 312.
  • a second layer of electrically conductive circuitry 322 is formed on second surface 316 of first substrate 312, wherein second layer of circuitry 322 is electrically coupled to first layer of circuitry 320 via one or more plated through holes 324a, 324b.
  • Second layer of circuitry 322 is adapted for electrical coupling to a third external circuitized substrate (not shown).
  • a first electronic device 326 is secured to first substrate 312 such that first electronic device 326 is positioned within first cavity 318.
  • First electronic device 326 is electrically coupled to first layer of circuitry 320 via contacts 327a, 327b.
  • Multi-electronic device package 300 further includes a second substrate 328 having a first surface 330 and opposed second surface 332. As in multi-electronic device package 10 of FIGS. 1 and 2, first and second substrates 312, 328 are preferably pre-preg comprising epoxy resin impregnated with glass fabric.
  • a third layer of electrically conductive circuitry 334 is formed on second surface 332 of second substrate 328.
  • a second electronic device 336 having contacts 327c, 327d is coupled to second substrate 328.
  • Second electronic device 336 is electrically coupled to third layer of electrically conductive circuitry 334.
  • First and second substrates 312, 328 are bonded together along a common interface such that the second electronic device 336 and the second surface 332 of second substrate 328 face first electronic device 326 and first surface 314 of first substrate 312, and wherein first layer of circuitry 320 is electrically coupled to third layer of circuitry 334.
  • Plated through holes 324a, 324b extend through first substrate 312 and electrically couple first and second layers of circuitry 320, 322.
  • Second layer of circuitry 322 includes a plurality of solder ball pads 338, 340, 342, 344, 346, 348, and 350.
  • Multi-electronic device package 300 further comprises solder balls 352, 354, 356, 358, 360, 362, 364 coupled to each solder ball pad 338, 340, 342, 344, 346, 348, 350, respectively, for electrically coupling second layer of circuitry 322 to the third external circuitized substrate (not shown).
  • First layer of circuitry 320 includes a plurality of solder ball pads 366, 368, 370, 372, 374, 376.
  • Third layer of circuitry 334 includes corresponding solder ball pads 378, 380, 382, 384, 386, 388 for each solder ball pad 366, 368, 370, 372, 374, 376 of first layer of circuitry 320.
  • Solder balls 390, 392, 394, 396, 398, and 400 are coupled to each solder ball pad 366, 368, 370, 372, 374, and 376 and corresponding solder ball pad 378, 380, 382, 384, 386, and 388, respectively, to attach first substrate 312 to second substrate 328 along a common interface and to electrically couple first layer of circuitry 320 to third layer of circuitry 334.
  • Bond wires 402a, 402b are wire bonded between contacts 327a, 327b of first electronic device 326 and first layer of circuitry 320.
  • Bond wires 402c, 402d are wire bonded between contacts 327c, 327d of second electronic device 336 and third layer of circuitry 334.
  • Multi-electronic device package 300 further includes a first encapsulant 404, preferably made of epoxy resin, covering first electronic device 326, first cavity 318, bond wires 402a, 402b, and at least a portion of first circuitry 320, and a second encapsulant 406, preferably made from epoxy resin, covering second electronic device 336, bond wires 402c, 402d, and at least a portion of the third layer of circuitry 334.
  • First encapsulant 404 is bonded to second encapsulant 406 to attach first substrate 312 to second substrate 328.
  • Second substrate 328 further includes an opening 408 and a thermally conductive plane 410 coupled to first surface 330 of second substrate 328 and covering opening 408. Second electronic device 336 is attached to thermally conductive plane 410 within opening 408. In this manner, second electronic device 336 is coupled to second substrate 328 via plane 410. Plane 410 dissipates heat generated from first and second electronic devices 326, 336. Additionally, substrates 312, 328 may further include embedded thermally and/or electrically conductive planes.
  • Multi-electronic device package 500 comprises a first substrate 512 having a first surface 514 and an opposed second surface 516.
  • a first layer of electrically conductive circuitry 518 is formed on first surface 514 of first substrate 512.
  • a second layer of electrically conductive circuitry 520 is formed on second surface 516 of first substrate 512, wherein second layer of circuitry 520 is electrically coupled to first layer of circuitry 518, and wherein second layer of circuitry 520 is adapted for electrical coupling to a third external circuitized substrate (not shown).
  • a first electronic device 522 having contacts 523a, 523b is secured to first substrate 512 and electrically coupled to first layer of circuitry 518.
  • a second substrate 524 having a first surface 526 and a second surface 528 is also included.
  • a third layer of electrically conductive circuitry 530 is formed on first surface 526 of second substrate 524.
  • the second electronic device 532 having contacts 523c, 523d is coupled to second substrate 524 and is electrically coupled to third layer of circuitry 530.
  • a fourth layer of electrically conductive circuitry 534 is formed on second surface 528 of second substrate 524, wherein fourth layer of circuitry 534 is electrically coupled to third layer of circuitry 530.
  • Multi-electronic device package 500 includes a first encapsulant 536, preferably made from epoxy resin, covering first electronic device 522 and a portion of first layer of circuitry 518.
  • Second substrate 524 includes a cavity 538 extending from second surface 528 of second substrate 524 partially into second substrate 524.
  • First and second substrates 512, 524 are bonded together along a common interface such that second surface 528 of second substrate 524 faces first surface 514 of first substrate 512.
  • At least a portion of first encapsulant 536 extends into cavity 538 to thereby decrease the distance between second surface 528 of second substrate 524 and first surface 514 of first substrate 512.
  • Multi-electronic device package 500 further comprises at least one plated through hole 540a, 540b, 540c extending through first substrate 512 for electrically coupling first and second layers of circuitry 518, 520. Additionally, electronic device package 500 further comprises at least one plated through hole 542a, 542b extending through second substrate 524 for electrically coupling third and fourth layers of circuitry 530, 534. Second layer of circuitry 520 includes a plurality of solder ball pads 544, 546, 548, 550, 552, 554, 556.
  • Solder balls 558, 560, 562, 564, 566, 568, 570 are coupled to each solder ball pad 544, 546, 548, 550, 552, 554, 556, respectively, for electrically coupling second layer of circuitry 520 to the third external circuitized substrate and for physically attaching multi-electronic device package 500 to the third external circuitized substrate.
  • the first layer of circuitry 518 includes a plurality of solder ball pads 572, 574, 576, 578, 580, 582.
  • Fourth layer of circuitry 534 includes a corresponding solder ball pad 584, 586, 588, 590, 600, 602 for each solder ball pad 572, 574, 576, 578, 580, 582 of first layer of circuitry 518.
  • Solder balls 604, 606, 608, 610, 612, and 614 are coupled to each solder ball pad 572, 574, 576, 578, 580, 582 and corresponding solder ball pad 584, 586, 588, 590, 600, 602 to attach first substrate 512 to second substrate 524 along a common interface and to electrically couple first layer of circuitry 518 to fourth layer of circuitry 534.
  • First encapsulant 536 is bonded to second substrate 524 and specifically to cavity 538.
  • first and second substrates 512, 524 include thermally conductive and electrically conductive planes encapsulated therein. These planes dissipate heat produced by first electronic device 522 and second electronic device 532.
  • Bond wires 616a, 616b are wire bonded between contacts 523a, 523b of first electronic device 522 and first layer of circuitry 518 to electrically couple first electronic device 522 to first layer of circuitry 518.
  • bond wires 616c, 616d are wire bonded between contacts 523c, 523d of second electronic device 532 and third layer of circuitry 530 to electrically couple second electronic device 532 to first layer of circuitry 530.
  • First encapsulant 536 additionally covers bond wires 616a, 616b connected between first electronic device 522 and first layer of circuitry 518.
  • a second encapsulant 618 made from epoxy resin, covers second electronic device 532, at least a portion of third layer of circuitry 530, and those bond wires 616c, 616d electrically coupling second electronic device 532 to third layer of circuitry 530.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Combinations Of Printed Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

An improved multi-electronic device package for accommodating multiple electronic devices such as integrated circuits, memory chips, or the like, is disclosed. The package includes a thermally and electrically conductive plane positioned between a first substrate and a second substrate. A first electronic device is secured to a first surface of the plane within an opening in the first substrate, and a second electronic device is secured to an opposed second surface of the plane within an opening in the second substrate. The electronic device package includes solder balls attached to the second substrate for electrically coupling and physically attaching the electronic device package to a third circuitized substrate, and solder balls attached to the first substrate for electrically coupling and physically attaching the electronic device package to a second electronic device package in a stacked configuration.

Description

This application is a continuation of U.S. patent application Ser. No. 09/018,036 filed Feb. 3, 1998 U.S. Pat. No. 5,963,430, which is a continuation of U.S. patent application Ser. No. 08/685,253 filed Jul. 23, 1996 U.S. Pat. No. 5,748,452.
FIELD OF THE INVENTION
This invention relates to electronic device packages for multiple electronic devices, such as integrated circuits, memory chips, or the like.
BACKGROUND OF THE INVENTION
Multiple chip module (MCM) designs have responded to the need for increasing the number of electronic devices, such as integrated circuits or memory chips, within smaller areas. Initially, MCM technology connected chips or dies in an unpackaged, bare form in an XY plane and not along a Z axis. MCM technology has now allowed the interconnection and stacking of bare chips along the Z axis. Three-dimensional MCM packaging of this type offers higher chip density and less required interconnect density than two-dimensional multiple chip substrates. For an example of one such three-dimensional multi-chip module, see U.S. Pat. No. 5,222,014. While such designs have greatly improved chip density, further refinements in such designs are needed to improve the management of heat and also to further reduce the profile of the multi-chip module, in other words, to further increase chip density while managing and dissipating the heat generated from the multiple chips.
Another disadvantage of two-dimensional MCMs occurs during burn-in. Burn-in is performed to screen out weak chips or dice and validate that each die in a MCM is a known good die (KGD). If a two-dimensional MCM fails during burn-in, the entire module must be discharged or repaired using a costly removal procedure wherein the defective die is removed and replaced with a known good die. Thus, as the number of dice in a two-dimensional MCM increases, the yield for functional modules decreases. By stacking two-dimensional MCMs to create a three-dimensional MCM, each two-dimensional MCM layer can be tested and burned in separately to validate that each two-dimensional MCM layer and dice therein are known good. Thus, the resulting yields for functional three-dimensional modules are greater than two-dimensional modules having equivalent chip or circuit densities. Also, by performing burn-in at the MCM level, known good die testing of each die can be avoided.
SUMMARY OF THE INVENTION
Accordingly, the present invention is directed to a multi-electronic device package comprising a first substrate having a first surface and opposed second surface wherein the first substrate includes a first opening and a first layer of electrically conductive circuitry formed on the first surface of the first substrate. The electronic device package further includes a second substrate having a first surface and an opposed second surface wherein the second substrate includes a second opening and a second layer of electrically conductive circuitry formed on the second surface of the second substrate. A thermally and electrically conductive plane having a first surface and an opposed second surface is included. The plane is positioned between the first substrate and the second substrate and covers the first and second openings. A first electronic device is secured to the first surface of the plane such that the first electronic device is positioned within the first opening and wherein the first electronic device is electrically coupled to the first layer of circuitry. The electronic device package further includes a second electronic device secured to the second surface of the plane such that the second electronic device is positioned within the second opening. The second electronic device is electrically coupled to the second layer of circuitry, and the first layer of circuitry is electrically coupled to the second layer of circuitry. The first layer of circuitry is adapted for electrical coupling to a second electronic device package, and the second layer of circuitry is adapted for electrical coupling to a third external circuitized substrate.
The present invention is also directed to multi-electronic device package comprising a first substrate having a first surface and an opposed second surface wherein the first surface includes a first cavity extending from the first surface partially into the first substrate. A first layer of electrically conductive circuitry is formed on the first surface of the first substrate, and a second layer of electrically conductive circuitry is formed on the second surface of the first substrate wherein the second layer of circuitry is electrically coupled to the first layer of the circuitry and wherein the second layer of circuitry is adapted for electrical coupling to a third external circuitized substrate. The electronic device package further includes a first electronic device secured to the first substrate such that the first electronic device is positioned within the first cavity. The first electronic device is electrically coupled to the first layer of circuitry. A second substrate having a first surface and an opposed second surface is included, and a third layer of electrically conductive circuitry is formed on the second surface of the second substrate. The electronic device package further includes a second electronic device coupled to the second substrate wherein the second electronic device is electrically coupled to the third layer of circuitry and wherein the first and second substrates are bonded together along a common interface such that the second electronic device and the second surface of the second substrate faces the first electronic device and the first surface of the first substrate and wherein said first layer of circuitry is electrically coupled to the third layer of circuitry.
The present invention is also directed to a multi-electronic device package comprising a first substrate having a first surface and an opposed second surface; a first layer of electrically conductive circuitry formed on the first surface of the first substrate; a second layer of electrically conductive circuitry formed on the second surface of the first substrate wherein the second layer of circuitry is electrically coupled to said first layer of circuitry and wherein the second layer of circuitry is adapted for electrical coupling to a third external circuitized substrate. The electronic device package further comprises an electronic device secured to the first substrate and electrically coupled to the first layer of circuitry; a second substrate having a first surface and an opposed second surface; a third layer of electrically conductive circuitry formed on the first surface of the second substrate; a second electronic device coupled to the second substrate wherein the second electronic device is electrically coupled to the third layer of circuitry; a fourth layer of electrically conductive circuitry formed on the second surface of the second substrate wherein the fourth layer of circuitry is electrically coupled to the third layer of circuitry; and a first encapsulant covering the first electronic device and a portion of the first layer of circuitry. The second substrate includes a cavity extending from the second surface of the second substrate partially into the second substrate wherein the first and second substrates are bonded together along a common interface such that the second surface of the second substrate faces the first surface of the first substrate and at least a portion of the encapsulant extends into the cavity to thereby decrease the distance between the second surface of the second substrate and the first surface of the first substrate.
The primary advantage of the present invention is an improved multi-electronic device package design having increased chip density, lower overall profile, and greater heat dissipation performance than prior art multi-chip module designs.
Also, the present invention provides the advantage of avoiding the need for known good die (KGD) to manufacture MCMs.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a perspective view of a multi-electronic device package according to the present invention.
FIG. 2 is a cross-sectional view of the multi-electronic device package of FIG. 1.
FIG. 3 is a perspective view of an alternative embodiment of a multi-electronic device package according to the present invention.
FIG. 4 is a cross-sectional view of the multi-electronic device package of FIG. 3.
FIG. 5 is a perspective view of a second alternative embodiment of a multi-electronic device package according to the present invention.
FIG. 6 is a cross-sectional view of the multi-electronic device package of FIG. 5.
DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT OF THE INVENTION
Referring to FIGS. 1 and 2, a multi-electronic device package 10 according to the invention is shown. Multi-electronic device package 10 is also known as a ball grid array (BGA) package. Multi-electronic device package 10 includes a first substrate 12 having a first surface 14 and an opposed second surface 16. Substrate 12 is a dielectric material, i.e., a non-electrically conductive material such as a pre-preg comprising epoxy resin impregnated with glass fabric. First substrate 12 includes a first opening 18. A first layer of electrically conductive circuitry 20 is formed on first surface 14 of first substrate 12. Multi-electronic device package 10 further includes a second substrate 22 having a first surface 24 and an opposed second surface 26. Second substrate 22 is preferably also made from pre-preg comprising epoxy resin impregnated with glass fabric. The second substrate 22 includes a second opening 28. A thermally and electrically conductive plane 30 having a first substrate 32 and an opposed second surface 34 is provided. Plane 30 is positioned between first substrate 12 and second substrate 22 and covers first and second openings 18, 28. Plane 30 is preferably a copper foil sheet, but it will be appreciated that plane 30 may be constructed from other thermally and electrically conductive materials such as aluminum or the like. The first electronic device 36 is secured to first surface 32 of plane 30 such that first electronic device 36 is positioned within first opening 18. First electronic device 36 is electrically coupled to first layer of circuitry 20. First electronic device 36 may be any electrical based component, such as an integrated circuit, memory chip, and/or semiconductor die having contacts 38a, 38b.
A second electronic device 40 is secured to second surface 34 of plane 30 such that second electronic device 40 is positioned within second opening 28. Second electronic device 40 is electrically coupled to a second layer of circuitry 27 formed on second surface 34 of second substrate 22 via contacts 38c, 38d. First layer of circuitry 20 is electrically coupled to second layer of circuitry 27, and first layer of circuitry 20 is adapted for electrical coupling to a second electronic package 10'. Also, second layer of circuitry 27 is adapted for electrical coupling to a third external circuitized substrate (not shown). It will be appreciated that although second electronic package 10' is shown in phantom as being identical to multi-electronic device package 10, second electronic package 10' can take on various other forms such as those designs already described in the prior art and/or those designs to be described in FIGS. 3-6.
Still referring to FIGS. 1 and 2, multi-electronic device package 10 further comprises a plurality of plated through holes 42, 44, 46, 48, 50, 52 extending through first and second substrates 12, 22 and plane 30 for electrically coupling first and second layers of circuitry 20, 27. Second layer of circuitry 27 includes a plurality of solder ball pads 54, 56, 58, 60, 62, 64. Solder balls 66, 68, 70, 72, 74, 76 are coupled to or soldered to solder ball pads 54, 56, 58, 60, 62, 64, respectively, to electrically couple second layer of circuitry 27 to the third external circuitized substrate (not shown) as well known in the art. Second electronic package 10' includes, at a minimum, the following parts: a fourth substrate 22' having a first surface 24' and a second surface 26' opposed to first surface 24'; a third layer of electrically conductive circuitry 27' formed on second surface 26' of fourth substrate 22'; and a third electronic device 40' coupled to fourth substrate 22' and electrically coupled to third layer of circuitry 27'. Second electronic device package 10' is stacked on top of multi-electronic device package 10 and attached thereto. Third layer of circuitry 27' includes a plurality of solder ball pads 54', 56', 58', 60', 62', and 64'. First layer of circuitry 20 includes a corresponding solder ball pad 78, 80, 82, 84, 86, and 88 for each solder ball pad 54', 56', 58', 60', 62', and 64' of third layer of circuitry 27'. Solder balls 90, 92, 94, 96, 98, and 100 are coupled to each solder ball pad 54', 56', 58', 60', 62', and 64', respectively, and each corresponding solder ball pad 78, 80, 82, 84, 86, and 88 to attach multi-electronic package 10 to second electronic package 10' and to electrically couple first layer of circuitry 20 to third layer of circuitry 27'. Multi-electronic device package 10 further includes bond wires 102a, 102b, 102c, and 102d made of electrically conductive material, such as gold or copper. Bond wires 102a, 102b are coupled between contacts 38a, 38b of first electronic device 36 and first layer of circuitry 20 to electrically couple first electronic device 36 to first layer of circuitry 20. Bond wires 102c, 102d are coupled between contacts 38a, 38b of second electronic device 40 and second layer of circuitry 27 to electrically couple second electronic device 40 to the second layer of circuitry 27. Bond wires 102a, 102b, 102c, 102d may be coupled to contacts 38a, 38b, 38c, 38d and first and second layers of circuitry 20, 27 using known wire bonding techniques. Multi-electronic device package 10 further includes a first encapsulant 104 preferably made of epoxy resin for covering electronic device 36, bond wires 102a, 102b and a portion of first layer of circuitry 20 and a second encapsulant 106 preferably made of an epoxy resin for covering second electronic device 40, bond wires 102c, 102d, and a portion of second layer of circuitry 27. First encapsulant 104 may be bound to an encapsulant associated with second electronic package 10' to physically couple first electronic package 10 to second electronic package 10'. Although not shown, it will be appreciated that first and second encapsulant 104, 106 may take the form of a single integral encapsulant which wraps around first electronic package 10.
Referring now to FIGS. 3 and 4, a second alternative embodiment of a multi-electronic device package 300 according to the present invention is shown. Multi-electronic device package 300 includes a first substrate 312 having a first surface 314 and opposed second surface 316. First surface 314 includes a first cavity 318 extending from first surface 314 partially into first substrate 312. A first layer of electrically conductive circuitry 320 is formed on first surface 314 of first substrate 312. A second layer of electrically conductive circuitry 322 is formed on second surface 316 of first substrate 312, wherein second layer of circuitry 322 is electrically coupled to first layer of circuitry 320 via one or more plated through holes 324a, 324b. Second layer of circuitry 322 is adapted for electrical coupling to a third external circuitized substrate (not shown). A first electronic device 326 is secured to first substrate 312 such that first electronic device 326 is positioned within first cavity 318. First electronic device 326 is electrically coupled to first layer of circuitry 320 via contacts 327a, 327b. Multi-electronic device package 300 further includes a second substrate 328 having a first surface 330 and opposed second surface 332. As in multi-electronic device package 10 of FIGS. 1 and 2, first and second substrates 312, 328 are preferably pre-preg comprising epoxy resin impregnated with glass fabric. A third layer of electrically conductive circuitry 334 is formed on second surface 332 of second substrate 328. A second electronic device 336 having contacts 327c, 327d is coupled to second substrate 328. Second electronic device 336 is electrically coupled to third layer of electrically conductive circuitry 334. First and second substrates 312, 328 are bonded together along a common interface such that the second electronic device 336 and the second surface 332 of second substrate 328 face first electronic device 326 and first surface 314 of first substrate 312, and wherein first layer of circuitry 320 is electrically coupled to third layer of circuitry 334. Plated through holes 324a, 324b extend through first substrate 312 and electrically couple first and second layers of circuitry 320, 322. Second layer of circuitry 322 includes a plurality of solder ball pads 338, 340, 342, 344, 346, 348, and 350.
Multi-electronic device package 300 further comprises solder balls 352, 354, 356, 358, 360, 362, 364 coupled to each solder ball pad 338, 340, 342, 344, 346, 348, 350, respectively, for electrically coupling second layer of circuitry 322 to the third external circuitized substrate (not shown). First layer of circuitry 320 includes a plurality of solder ball pads 366, 368, 370, 372, 374, 376. Third layer of circuitry 334 includes corresponding solder ball pads 378, 380, 382, 384, 386, 388 for each solder ball pad 366, 368, 370, 372, 374, 376 of first layer of circuitry 320. Solder balls 390, 392, 394, 396, 398, and 400 are coupled to each solder ball pad 366, 368, 370, 372, 374, and 376 and corresponding solder ball pad 378, 380, 382, 384, 386, and 388, respectively, to attach first substrate 312 to second substrate 328 along a common interface and to electrically couple first layer of circuitry 320 to third layer of circuitry 334. Bond wires 402a, 402b are wire bonded between contacts 327a, 327b of first electronic device 326 and first layer of circuitry 320. Bond wires 402c, 402d are wire bonded between contacts 327c, 327d of second electronic device 336 and third layer of circuitry 334. In this manner, first electronic device 326 is electrically coupled to first layer of circuitry 320, and second electronic device 336 is electrically coupled to third layer of circuitry 334. Multi-electronic device package 300 further includes a first encapsulant 404, preferably made of epoxy resin, covering first electronic device 326, first cavity 318, bond wires 402a, 402b, and at least a portion of first circuitry 320, and a second encapsulant 406, preferably made from epoxy resin, covering second electronic device 336, bond wires 402c, 402d, and at least a portion of the third layer of circuitry 334. First encapsulant 404 is bonded to second encapsulant 406 to attach first substrate 312 to second substrate 328. Second substrate 328 further includes an opening 408 and a thermally conductive plane 410 coupled to first surface 330 of second substrate 328 and covering opening 408. Second electronic device 336 is attached to thermally conductive plane 410 within opening 408. In this manner, second electronic device 336 is coupled to second substrate 328 via plane 410. Plane 410 dissipates heat generated from first and second electronic devices 326, 336. Additionally, substrates 312, 328 may further include embedded thermally and/or electrically conductive planes.
Referring now to FIGS. 5 and 6, a second alternative embodiment of a multi-electronic device package 500 according to the present invention is shown. Multi-electronic device package 500 comprises a first substrate 512 having a first surface 514 and an opposed second surface 516. A first layer of electrically conductive circuitry 518 is formed on first surface 514 of first substrate 512. A second layer of electrically conductive circuitry 520 is formed on second surface 516 of first substrate 512, wherein second layer of circuitry 520 is electrically coupled to first layer of circuitry 518, and wherein second layer of circuitry 520 is adapted for electrical coupling to a third external circuitized substrate (not shown). A first electronic device 522 having contacts 523a, 523b is secured to first substrate 512 and electrically coupled to first layer of circuitry 518. A second substrate 524 having a first surface 526 and a second surface 528 is also included. A third layer of electrically conductive circuitry 530 is formed on first surface 526 of second substrate 524. The second electronic device 532 having contacts 523c, 523d is coupled to second substrate 524 and is electrically coupled to third layer of circuitry 530. A fourth layer of electrically conductive circuitry 534 is formed on second surface 528 of second substrate 524, wherein fourth layer of circuitry 534 is electrically coupled to third layer of circuitry 530. Multi-electronic device package 500 includes a first encapsulant 536, preferably made from epoxy resin, covering first electronic device 522 and a portion of first layer of circuitry 518. Second substrate 524 includes a cavity 538 extending from second surface 528 of second substrate 524 partially into second substrate 524. First and second substrates 512, 524 are bonded together along a common interface such that second surface 528 of second substrate 524 faces first surface 514 of first substrate 512. At least a portion of first encapsulant 536 extends into cavity 538 to thereby decrease the distance between second surface 528 of second substrate 524 and first surface 514 of first substrate 512.
Multi-electronic device package 500 further comprises at least one plated through hole 540a, 540b, 540c extending through first substrate 512 for electrically coupling first and second layers of circuitry 518, 520. Additionally, electronic device package 500 further comprises at least one plated through hole 542a, 542b extending through second substrate 524 for electrically coupling third and fourth layers of circuitry 530, 534. Second layer of circuitry 520 includes a plurality of solder ball pads 544, 546, 548, 550, 552, 554, 556. Solder balls 558, 560, 562, 564, 566, 568, 570 are coupled to each solder ball pad 544, 546, 548, 550, 552, 554, 556, respectively, for electrically coupling second layer of circuitry 520 to the third external circuitized substrate and for physically attaching multi-electronic device package 500 to the third external circuitized substrate. The first layer of circuitry 518 includes a plurality of solder ball pads 572, 574, 576, 578, 580, 582. Fourth layer of circuitry 534 includes a corresponding solder ball pad 584, 586, 588, 590, 600, 602 for each solder ball pad 572, 574, 576, 578, 580, 582 of first layer of circuitry 518. Solder balls 604, 606, 608, 610, 612, and 614 are coupled to each solder ball pad 572, 574, 576, 578, 580, 582 and corresponding solder ball pad 584, 586, 588, 590, 600, 602 to attach first substrate 512 to second substrate 524 along a common interface and to electrically couple first layer of circuitry 518 to fourth layer of circuitry 534.
First encapsulant 536 is bonded to second substrate 524 and specifically to cavity 538. Although not shown, first and second substrates 512, 524 include thermally conductive and electrically conductive planes encapsulated therein. These planes dissipate heat produced by first electronic device 522 and second electronic device 532. Bond wires 616a, 616b are wire bonded between contacts 523a, 523b of first electronic device 522 and first layer of circuitry 518 to electrically couple first electronic device 522 to first layer of circuitry 518. Also, bond wires 616c, 616d are wire bonded between contacts 523c, 523d of second electronic device 532 and third layer of circuitry 530 to electrically couple second electronic device 532 to first layer of circuitry 530. First encapsulant 536 additionally covers bond wires 616a, 616b connected between first electronic device 522 and first layer of circuitry 518. A second encapsulant 618, made from epoxy resin, covers second electronic device 532, at least a portion of third layer of circuitry 530, and those bond wires 616c, 616d electrically coupling second electronic device 532 to third layer of circuitry 530.
Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit or scope of the invention as defined in the appended claims.

Claims (25)

What is claimed is:
1. A multi-electronic device package comprising a first electronic device package comprising:
a first substrate having a first surface and opposed second surface, said first substrate including a first opening;
a first layer of electrically conductive circuitry formed on said first surface of said first substrate;
a second substrate having a first surface and an opposed second surface, said second substrate including a second opening;
a second layer of electrically conductive circuitry formed on said second surface of said second substrate;
a thermally and electrically conductive plane having a first surface and an opposed second surface, said plane being positioned between said first substrate and said second substrate and covering said first and second openings;
a first electronic device secured to said first surface of said plane such that said first electronic device is positioned within said first opening, said first electronic device electrically coupled to said first layer of circuitry;
a second electronic device secured to said second surface of said plane such that said second electronic device is positioned within said second opening, said second electronic device electrically coupled to said second layer of circuitry and wherein said first layer of circuitry is electrically coupled to said second layer of circuitry and wherein said first layer of circuitry is adapted for electrical coupling to a second electronic device package and said second layer of circuitry is adapted for electrical coupling to a third external circuitized substrate, and
further comprising at least one plated-through hole extending through said first and second substrates for electrically coupling said first and second layers of circuitry.
2. The multi-electronic device package as recited in claim 1, further comprising a second electronic package comprising:
a fourth substrate having a first surface and an opposed second surface;
a third layer of electrically conductive circuitry formed on said surface of said fourth substrate; and
a third electronic device coupled to said fourth substrate and electrically coupled to said third layer of circuitry.
3. The multi-electronic device package as recited in claim 2, wherein said second electronic device package is stacked on top of said first electronic device package and attached thereto.
4. A multi-electronic device package comprising:
a first substrate having a first surface and opposed second surface, said first substrate including a first opening;
a first layer of electrically conductive circuitry formed on said first surface of said first substrate;
a second substrate having a first surface and an opposed second surface, said second substrate including a second opening;
a second layer of electrically conductive circuitry formed on said second surface of said second substrate;
a thermally and electrically conductive plane having a first surface and an opposed second surface, said plane being positioned between said first substrate and said second substrate and covering said first and second openings;
a first electronic device secured to said first surface of said plane such that said first electronic device is positioned within said first opening, said first electronic device electrically coupled to said first layer of circuitry;
a second electronic device secured to said second surface of said plane such that said second electronic device is positioned within said second opening, said second electronic device electrically coupled to said second layer of circuitry and wherein said first layer of circuitry is electrically coupled to said second layer of circuitry and wherein said first layer of circuitry is adapted for electrical coupling to a second electronic device package and said second layer of circuitry is adapted for electrical coupling to a third external circuitized substrate, and
wherein said second layer of circuitry includes a plurality of solder ball pads .
5. The multi-electronic device package as recited in claim 4, further comprising a solder ball coupled to each said solder ball pad for electrically coupling said second layer of circuitry to the third external circuitized substrate.
6. A multi-electronic device package comprising:
a first substrate having a first surface and opposed second surface, said first substrate including a first opening;
a first layer of electrically conductive circuitry formed on said first surface of said first substrate;
a second substrate having a first surface and an opposed second surface, said second substrate including a second opening;
a second layer of electrically conductive circuitry formed on said second surface of said second substrate;
a thermally and electrically conductive plane having a first surface and an opposed second surface, said plane being positioned between said first substrate and said second substrate and covering said first and second openings;
a first electronic device secured to said first surface of said plane such that said first electronic device is positioned within said first opening, said first electronic device electrically coupled to said first layer of circuitry;
a second electronic device secured to said second surface of said plane such that said second electronic device is positioned within said second opening, said second electronic device electrically coupled to said second layer of circuitry and wherein said first layer of circuitry is electrically coupled to said second layer of circuitry and wherein said first layer of circuitry is adapted for electrical coupling to a second electronic device package and said second layer of circuitry is adapted for electrical coupling to a third external circuitized substrate, and
further comprising a second electronic package comprising:
a fourth substrate having a first surface and an opposed second surface;
a third layer of electrically conductive circuitry formed on said second surface of said fourth substrate; and
a third electronic device coupled to said fourth substrate and electrically coupled to said third layer of circuitry;
wherein said second electronic device package is stacked on top of said first electronic package device and attached thereto; and
wherein said third layer of circuitry includes a plurality of solder ball pads.
7. The multi-electronic device package as recited in claim 6, wherein said first layer of circuitry includes a corresponding solder ball pad for each said solder ball pad of said third layer of circuitry.
8. The multi-electronic device package as recited in claim 7, further comprising a solder ball coupled to each said solder ball pad and corresponding solder ball pad to attach said first and second electronic device packages and to electrically couple said first layer of circuitry to said third layer of circuitry.
9. A multi-electronic device package comprising:
a first substrate having a first surface and an opposed second surface, said first surface including a first cavity extending from said first surface partially into said first substrate;
a first layer of electrically conductive circuitry formed on said first surface of said first substrate; wherein said first layer of circuitry includes a plurality of solder ball pads;
a second layer of electrically conductive circuitry formed on said second surface of said first substrate wherein said second layer of circuitry is electrically coupled to said first layer of circuitry and wherein said second layer of circuitry is adapted for electrical coupling to a third external circuitized substrate;
a first electronic device secured to said first substrate such that said first electronic device is positioned within said first cavity, said first electronic device electrically coupled to said first layer of circuitry;
a second substrate having a first surface and an opposed second surface;
a third layer of electrically conductive circuitry formed on said second surface of said second substrate;
a second electronic device coupled to said second substrate, said second electronic device electrically coupled to said third layer of circuitry; and
wherein said first and second substrates are bonded together along a common interface such that said second electronic device and said second surface of said second substrate faces said first electronic device and said first surface of said first substrate, and wherein said first layer of circuitry is electrically coupled to said third layer of circuitry.
10. The multi-electronic device package as recited in claim 9, further comprising at least one plated-through hole extending through said first substrate for electrically coupling a said first and second layers of circuitry.
11. The multi-electronic device package as recited in claim 9, wherein said second layer of circuitry includes a plurality of solder ball pads.
12. The multi-electronic device package as recited in claim 11, further comprising a solder ball coupled to each said solder ball pad for electrically coupling said second layer of circuitry to the third external circuitized substrate.
13. The multi-electronic device package as recited in claim 9, wherein said third layer of circuitry includes a corresponding solder ball pad for each said solder ball pad of said first layer of circuitry.
14. The multi-electronic device package as recited in claim 13, further comprising a solder ball coupled to each solder ball pad and corresponding solder ball pad to attach said first substrate to said second substrate along said common interface and to electrically couple said first layer of circuitry to said third layer of circuitry.
15. A multi-electronic device package comprising:
a first substrate having a first surface and an opposed second surface, said first surface including a first cavity extending from said first surface partially into said first substrate;
a first layer of electrically conductive circuitry formed on said first surface of said first substrate;
a second layer of electrically conductive circuitry formed on said second surface of said first substrate wherein said second layer of circuitry is electrically coupled to said first layer of circuitry and wherein said second layer of circuitry is adapted for electrical coupling to a third external circuitized substrate;
a first electronic device secured to said first substrate such that said first electronic device is positioned within said first cavity, said first electronic device electrically coupled to said first layer of circuitry;
a second substrate having a first surface and an opposed second surface;
a third layer of electrically conductive circuitry formed on said second surface of said second substrate;
a second electronic device coupled to said second substrate, said second electronic device electrically coupled to said third layer of circuitry; and
wherein said first and second substrates are bonded together along a common interface such that said second electronic device and said second surface of said second substrate faces said first electronic device and said first surface of said first substrate, and wherein said first layer of circuitry is electrically coupled to said third layer of circuitry; and
wherein said second substrate includes an opening.
16. The multi-electronic device package as recited in claim 15, further comprising a thermally conductive plane coupled to said first surface of said second substrate and covering said opening.
17. The multi-electronic device package as recited in claim 16, wherein said second electronic device is secured to said plane within said opening.
18. A multi-electronic device package comprising:
a first substrate having a first surface and opposed second surface;
a first layer of electrically conductive circuitry formed on said first surface of said first substrate;
a second layer of electrically conductive circuitry formed on said second surface of said first substrate, wherein said second layer of circuitry is electrically coupled to said first layer of circuitry, and wherein said second layer of circuitry is adapted for electrical coupling to a third external circuitized substrate;
a first electronic device secured to said first substrate and electrically coupled to said first layer of circuitry;
a second substrate having a first surface and an opposed second surface;
a third layer of electrically conductive circuitry formed on said first surface of said second substrate;
a second electronic device coupled to said second substrate, said second electronic device electrically coupled to said third layer of circuitry;
a fourth layer of electrically conductive circuitry formed on said second surface of said second substrate, wherein said fourth layer of circuitry is electrically coupled to said third layer of circuitry;
a first encapsulant covering said first electronic device and a portion of said first layer of circuitry; and
wherein said second substrate includes a cavity extending from said second surface of said second substrate partially into said second substrate, and wherein said first and second substrates are bonded together along a common interface such that said second surface of said second substrate faces said first surface of said first substrate and at least a portion of said encapsulant extends into said cavity to thereby decrease the distance between said second surface of said second substrate and said first surface of said first substrate;
and further comprising at least one plated-through hole extending through said first substrate for electrically coupling said first and second layers of circuitry.
19. The multi-electronic device package as recited in claim 18, further comprising at least one plated-through hole extending through said second substrate for electrically coupling said third and fourth layers of circuitry.
20. The multi-electronic device package as recited in claim 18, wherein said second layer of circuitry includes a plurality of solder ball pads.
21. The multi-electronic device package as recited in claim 20, further comprising a solder ball coupled to each said solder ball pad for electrically coupling said second layer of circuitry to the third external circuitized substrate.
22. The multi-electronic device package as recited in claim 18, wherein said first layer of circuitry includes a plurality of solder ball pads.
23. The multi-electronic device package as recited in claim 22, wherein said fourth layer of circuitry includes a corresponding solder ball pad for each said solder ball pad of said first layer of circuitry.
24. The multi-electronic device package as recited in claim 23, further comprising a solder ball coupled to each said solder ball pad and corresponding solder ball pad to attach said first substrate to said second substrate along said common interface and to electrically couple said first layer of circuitry to said fourth layer of circuitry.
25. The multi-electronic device package as recited in claim 18, wherein said first and second substrates include a thermally conductive and electrically conductive plane encapsulated therein.
US09/330,170 1996-07-23 1999-06-11 Multi-electronic device package Expired - Fee Related US6101100A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/330,170 US6101100A (en) 1996-07-23 1999-06-11 Multi-electronic device package

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/685,253 US5748452A (en) 1996-07-23 1996-07-23 Multi-electronic device package
US09/018,036 US5963430A (en) 1996-07-23 1998-02-03 Multi-electronic device package comprising at least two substrates and at least four layers of electrically conductive circuitry
US09/330,170 US6101100A (en) 1996-07-23 1999-06-11 Multi-electronic device package

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/018,036 Continuation US5963430A (en) 1996-07-23 1998-02-03 Multi-electronic device package comprising at least two substrates and at least four layers of electrically conductive circuitry

Publications (1)

Publication Number Publication Date
US6101100A true US6101100A (en) 2000-08-08

Family

ID=24751393

Family Applications (3)

Application Number Title Priority Date Filing Date
US08/685,253 Expired - Fee Related US5748452A (en) 1996-07-23 1996-07-23 Multi-electronic device package
US09/018,036 Expired - Fee Related US5963430A (en) 1996-07-23 1998-02-03 Multi-electronic device package comprising at least two substrates and at least four layers of electrically conductive circuitry
US09/330,170 Expired - Fee Related US6101100A (en) 1996-07-23 1999-06-11 Multi-electronic device package

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US08/685,253 Expired - Fee Related US5748452A (en) 1996-07-23 1996-07-23 Multi-electronic device package
US09/018,036 Expired - Fee Related US5963430A (en) 1996-07-23 1998-02-03 Multi-electronic device package comprising at least two substrates and at least four layers of electrically conductive circuitry

Country Status (4)

Country Link
US (3) US5748452A (en)
JP (1) JP2878243B2 (en)
KR (1) KR100259450B1 (en)
TW (1) TW338185B (en)

Cited By (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020097063A1 (en) * 1999-11-16 2002-07-25 Kline Jerry D. Wafer level interposer
US20020162215A1 (en) * 2001-03-14 2002-11-07 Kledzik Kenneth J. Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US20030015785A1 (en) * 1995-11-29 2003-01-23 Hitachi, Ltd. BGA type semiconductor device and electronic equipment using the same
WO2003019654A1 (en) * 2001-08-22 2003-03-06 Tessera, Inc. Stacked chip assembly with stiffening layer
US20030128044A1 (en) * 2000-12-15 2003-07-10 Pierce John L. Method for producing a wafer interposer for use in a wafer interposer assembly
US6599778B2 (en) 2001-12-19 2003-07-29 International Business Machines Corporation Chip and wafer integration process using vertical connections
US20030165051A1 (en) * 2000-03-13 2003-09-04 Kledzik Kenneth J. Modular integrated circuit chip carrier
US6673653B2 (en) 2001-02-23 2004-01-06 Eaglestone Partners I, Llc Wafer-interposer using a ceramic substrate
US6686657B1 (en) 2000-11-07 2004-02-03 Eaglestone Partners I, Llc Interposer for improved handling of semiconductor wafers and method of use of same
US20040045158A1 (en) * 2000-02-08 2004-03-11 Cardiac Pacemakers, Inc. Thin film deposition as an active conductor and method therefor
US20040125574A1 (en) * 2002-12-26 2004-07-01 Ki-Myung Yoon Multi-chip semiconductor package and method for manufacturing the same
US6759741B2 (en) 2000-07-31 2004-07-06 Eaglestone Partners I, Llc Matched set of integrated circuit chips selected from a multi wafer-interposer
US6774473B1 (en) * 1999-07-30 2004-08-10 Ming-Tung Shen Semiconductor chip module
US20040155328A1 (en) * 2000-07-31 2004-08-12 Kline Jerry D. Wafer-interposer assembly
US6815712B1 (en) 2000-10-02 2004-11-09 Eaglestone Partners I, Llc Method for selecting components for a matched set from a wafer-interposer assembly
US6833619B1 (en) 2003-04-28 2004-12-21 Amkor Technology, Inc. Thin profile semiconductor package which reduces warpage and damage during laser markings
US20050081720A1 (en) * 2001-12-25 2005-04-21 Canon Kabushiki Kaisha Wet process gas treatment apparatus
US20060055017A1 (en) * 2004-09-10 2006-03-16 Jeong-Hyeon Cho Stacked board-on-chip package having mirroring structure and dual inline memory module on which the stacked board-on-chip package are mounted
US20060107524A1 (en) * 2000-10-16 2006-05-25 Jason Engle Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US20060164820A1 (en) * 2005-01-12 2006-07-27 Mecker Donald W Radial circuit board, system, and methods
US20060220256A1 (en) * 2005-03-31 2006-10-05 Shim Il K Encapsulant cavity integrated circuit package system
US20060244157A1 (en) * 2005-04-29 2006-11-02 Flynn Carson Stacked integrated circuit package system
US20060256525A1 (en) * 2005-05-16 2006-11-16 Stats Chippac Ltd. Offset integrated circuit package-on-package stacking system
US20070108581A1 (en) * 2005-05-16 2007-05-17 Stats Chippac Ltd. Offset integrated circuit package-on-package stacking system
US20070108583A1 (en) * 2005-08-08 2007-05-17 Stats Chippac Ltd. Integrated circuit package-on-package stacking system
US7242081B1 (en) * 2006-04-24 2007-07-10 Advanced Semiconductor Engineering Inc. Stacked package structure
US20070158809A1 (en) * 2006-01-04 2007-07-12 Chow Seng G Multi-chip package system
US20070158833A1 (en) * 2006-01-04 2007-07-12 Soo-San Park Integrated circuit package system including stacked die
US20070182018A1 (en) * 2006-02-09 2007-08-09 Stats Chippac Ltd. Integrated circuit package system including zero fillet resin
US20070181989A1 (en) * 2006-02-08 2007-08-09 Micron Technology, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US20070190690A1 (en) * 2006-02-14 2007-08-16 Stats Chippac Ltd. Integrated circuit package system with exposed interconnects
US20070187826A1 (en) * 2006-02-14 2007-08-16 Stats Chippac Ltd. 3-d package stacking system
US20070196953A1 (en) * 2005-05-05 2007-08-23 International Business Machines Corporation Method and apparatus for forming stacked die and substrate structures for increased packing density
US20070216008A1 (en) * 2006-03-20 2007-09-20 Gerber Mark A Low profile semiconductor package-on-package
US20070228542A1 (en) * 2004-09-27 2007-10-04 Nokia Corporation Stacked integrated circuit
US20080157318A1 (en) * 2006-12-28 2008-07-03 Stats Chippac Ltd. Bridge stack integrated circuit package-on-package system
US7405471B2 (en) 2000-10-16 2008-07-29 Legacy Electronics, Inc. Carrier-based electronic module
US20080191367A1 (en) * 2007-02-08 2008-08-14 Stats Chippac, Ltd. Semiconductor package wire bonding
US20080298023A1 (en) * 2007-05-28 2008-12-04 Matsushita Electric Industrial Co., Ltd. Electronic component-containing module and manufacturing method thereof
US20090079091A1 (en) * 2007-09-21 2009-03-26 Sungmin Song Integrated circuit packaging system with interposer
US20090146315A1 (en) * 2005-08-08 2009-06-11 Il Kwon Shim Integrated circuit package-on-package stacking system and method of manufacture thereof
US20090212442A1 (en) * 2008-02-22 2009-08-27 Seng Guan Chow Integrated circuit package system with penetrable film adhesive
US20090250809A1 (en) * 2008-04-03 2009-10-08 Nec Electronics Corporation Semiconductor package having thermal stress canceller member
US20100025834A1 (en) * 2008-08-01 2010-02-04 Zigmund Ramirez Camacho Fan-in interposer on lead frame for an integrated circuit package on package system
US20110024890A1 (en) * 2007-06-29 2011-02-03 Stats Chippac, Ltd. Stackable Package By Using Internal Stacking Modules
US20110176280A1 (en) * 2010-01-20 2011-07-21 Samsung Electronics Co., Ltd. Stacked semiconductor package
US20120063110A1 (en) * 2005-03-17 2012-03-15 Panasonic Corporation Module board
WO2015195220A1 (en) * 2014-06-18 2015-12-23 Intel Corporation Modular printed circuit board
US9900983B2 (en) 2014-06-18 2018-02-20 Intel Corporation Modular printed circuit board electrical integrity and uses

Families Citing this family (65)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6861290B1 (en) 1995-12-19 2005-03-01 Micron Technology, Inc. Flip-chip adaptor package for bare die
US6335565B1 (en) * 1996-12-04 2002-01-01 Hitachi, Ltd. Semiconductor device
US5943216A (en) * 1997-06-03 1999-08-24 Photo Opto Electronic Technologies Apparatus for providing a two-sided, cavity, inverted-mounted component circuit board
USRE43112E1 (en) 1998-05-04 2012-01-17 Round Rock Research, Llc Stackable ball grid array package
US6072233A (en) * 1998-05-04 2000-06-06 Micron Technology, Inc. Stackable ball grid array package
US6180881B1 (en) * 1998-05-05 2001-01-30 Harlan Ruben Isaak Chip stack and method of making same
US6313522B1 (en) * 1998-08-28 2001-11-06 Micron Technology, Inc. Semiconductor structure having stacked semiconductor devices
US6077724A (en) * 1998-09-05 2000-06-20 First International Computer Inc. Multi-chips semiconductor package and fabrication method
US6093029A (en) * 1998-09-08 2000-07-25 S3 Incorporated Vertically stackable integrated circuit
KR100290784B1 (en) 1998-09-15 2001-07-12 박종섭 Stack Package and Manufacturing Method
US6618267B1 (en) * 1998-09-22 2003-09-09 International Business Machines Corporation Multi-level electronic package and method for making same
JP3171172B2 (en) * 1998-09-25 2001-05-28 日本電気株式会社 Hybrid integrated circuit
US6381141B2 (en) * 1998-10-15 2002-04-30 Micron Technology, Inc. Integrated device and method for routing a signal through the device
KR100302593B1 (en) 1998-10-24 2001-09-22 김영환 Semiconductor package and fabricating method thereof
JP3685947B2 (en) * 1999-03-15 2005-08-24 新光電気工業株式会社 Semiconductor device and manufacturing method thereof
JP2000269413A (en) * 1999-03-18 2000-09-29 Nec Corp Semiconductor device
US6849480B1 (en) 1999-05-07 2005-02-01 Seagate Technology Llc Surface mount IC stacking method and device
KR20020002498A (en) * 1999-05-07 2002-01-09 추후 Surface mount ic stacking method and device
JP2001127088A (en) * 1999-10-27 2001-05-11 Mitsubishi Electric Corp Semiconductor device
US6369448B1 (en) 2000-01-21 2002-04-09 Lsi Logic Corporation Vertically integrated flip chip semiconductor package
US6778404B1 (en) * 2000-06-02 2004-08-17 Micron Technology Inc Stackable ball grid array
KR100631934B1 (en) * 2000-06-28 2006-10-04 주식회사 하이닉스반도체 Stack package
US6452799B1 (en) * 2000-09-15 2002-09-17 Lucent Technologies Inc. Integrated circuit cooling system
US6310794B1 (en) * 2000-11-09 2001-10-30 Hewlett-Packard Co. Upgradable storage system
US6738277B2 (en) * 2001-11-27 2004-05-18 Power Integrations, Inc. Method and apparatus for balancing active capacitor leakage current
EP1601017A4 (en) * 2003-02-26 2009-04-29 Ibiden Co Ltd Multilayer printed wiring board
EP1627430B1 (en) * 2003-05-28 2008-10-01 Infineon Technologies AG An integrated circuit package employing a flexible substrate
US6983359B2 (en) * 2003-08-13 2006-01-03 Via-Cyrix, Inc. Processor and method for pre-fetching out-of-order instructions
US20050035441A1 (en) * 2003-08-15 2005-02-17 Kwanghak Lee Integrated circuit stack with partially etched lead frames
JP2007505478A (en) * 2003-08-29 2007-03-08 サーマルワークス，インコーポレイティド Expansion-constrained die stack
US7180165B2 (en) 2003-09-05 2007-02-20 Sanmina, Sci Corporation Stackable electronic assembly
TWI255023B (en) * 2004-10-05 2006-05-11 Via Tech Inc Cavity down stacked multi-chip package
US7279786B2 (en) * 2005-02-04 2007-10-09 Stats Chippac Ltd. Nested integrated circuit package on package system
US8089143B2 (en) * 2005-02-10 2012-01-03 Stats Chippac Ltd. Integrated circuit package system using interposer
US7528474B2 (en) * 2005-05-31 2009-05-05 Stats Chippac Ltd. Stacked semiconductor package assembly having hollowed substrate
KR20070009136A (en) * 2005-07-15 2007-01-18 삼성전자주식회사 Packaging chip comprising interconnecting electrodes connected to plural wafers directly, and, fabricating method therefor
KR20080067328A (en) * 2005-09-06 2008-07-18 비욘드 블라데스 리미티드 3-dimensional multi-layered modular computer architecture
TWI305410B (en) * 2005-10-26 2009-01-11 Advanced Semiconductor Eng Multi-chip package structure
KR100836663B1 (en) 2006-02-16 2008-06-10 삼성전기주식회사 Package on package with cavity and Method for manufacturing thereof
US7652361B1 (en) 2006-03-03 2010-01-26 Amkor Technology, Inc. Land patterns for a semiconductor stacking structure and method therefor
KR100800477B1 (en) * 2006-07-12 2008-02-04 삼성전자주식회사 Semiconductor package having advantage for stacking and stack type semiconductor package thereof
KR100817075B1 (en) * 2006-11-09 2008-03-26 삼성전자주식회사 Multistack package and method of fabricating the same
TWI335070B (en) * 2007-03-23 2010-12-21 Advanced Semiconductor Eng Semiconductor package and the method of making the same
US8247894B2 (en) * 2008-03-24 2012-08-21 Stats Chippac Ltd. Integrated circuit package system with step mold recess
TWI473553B (en) * 2008-07-03 2015-02-11 Advanced Semiconductor Eng Chip package structure
US20100171206A1 (en) * 2009-01-07 2010-07-08 Chi-Chih Chu Package-on-Package Device, Semiconductor Package, and Method for Manufacturing The Same
TWI499024B (en) * 2009-01-07 2015-09-01 Advanced Semiconductor Eng Package-on-package device, semiconductor package and method for manufacturing the same
US8012797B2 (en) * 2009-01-07 2011-09-06 Advanced Semiconductor Engineering, Inc. Method for forming stackable semiconductor device packages including openings with conductive bumps of specified geometries
TWI469283B (en) * 2009-08-31 2015-01-11 Advanced Semiconductor Eng Package structure and package process
US8198131B2 (en) * 2009-11-18 2012-06-12 Advanced Semiconductor Engineering, Inc. Stackable semiconductor device packages
KR101665556B1 (en) * 2009-11-19 2016-10-13 삼성전자 주식회사 Semiconductor package having multi pitch ball land
TWI408785B (en) * 2009-12-31 2013-09-11 Advanced Semiconductor Eng Semiconductor package
US8569894B2 (en) 2010-01-13 2013-10-29 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof
TWI419283B (en) * 2010-02-10 2013-12-11 Advanced Semiconductor Eng Package structure
JP4948613B2 (en) * 2010-02-25 2012-06-06 三菱電機株式会社 Resin-sealed electronic control device and manufacturing method thereof
TWI411075B (en) 2010-03-22 2013-10-01 Advanced Semiconductor Eng Semiconductor package and manufacturing method thereof
US8278746B2 (en) 2010-04-02 2012-10-02 Advanced Semiconductor Engineering, Inc. Semiconductor device packages including connecting elements
US8624374B2 (en) 2010-04-02 2014-01-07 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof
TWI451546B (en) 2010-10-29 2014-09-01 Advanced Semiconductor Eng Stacked semiconductor package, semiconductor package thereof and method for making a semiconductor package
TWI445155B (en) 2011-01-06 2014-07-11 Advanced Semiconductor Eng Stacked semiconductor package and method for making the same
US9171792B2 (en) 2011-02-28 2015-10-27 Advanced Semiconductor Engineering, Inc. Semiconductor device packages having a side-by-side device arrangement and stacking functionality
US9905491B1 (en) * 2013-09-27 2018-02-27 STATS ChipPAC Pte. Ltd. Interposer substrate designs for semiconductor packages
KR102243285B1 (en) 2014-07-01 2021-04-23 삼성전자주식회사 A semiconductor package
USD760230S1 (en) * 2014-09-16 2016-06-28 Daishinku Corporation Piezoelectric vibration device
CN107275296A (en) * 2017-06-30 2017-10-20 中国电子科技集团公司第五十八研究所 A kind of three-dimensionally integrated encapsulating structure of embedded type based on TSV technology

Citations (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3436603A (en) * 1965-06-10 1969-04-01 Siemens Ag Semiconductor assemblies including semiconductor units with cooling plates therefor
JPS63261736A (en) * 1987-04-20 1988-10-28 Matsushita Electric Ind Co Ltd Printed wiring board
US4807021A (en) * 1986-03-10 1989-02-21 Kabushiki Kaisha Toshiba Semiconductor device having stacking structure
US4867235A (en) * 1986-10-20 1989-09-19 Westinghouse Electric Corp. Composite heat transfer means
US4933810A (en) * 1987-04-30 1990-06-12 Honeywell Inc. Integrated circuit interconnector
US4953060A (en) * 1989-05-05 1990-08-28 Ncr Corporation Stackable integrated circuit chip package with improved heat removal
US4991000A (en) * 1989-08-31 1991-02-05 Bone Robert L Vertically interconnected integrated circuit chip system
US5060844A (en) * 1990-07-18 1991-10-29 International Business Machines Corporation Interconnection structure and test method
US5099309A (en) * 1990-04-30 1992-03-24 International Business Machines Corporation Three-dimensional memory card structure with internal direct chip attachment
JPH04177870A (en) * 1990-11-13 1992-06-25 Nec Corp Pga package
US5128831A (en) * 1991-10-31 1992-07-07 Micron Technology, Inc. High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias
US5130894A (en) * 1990-11-26 1992-07-14 At&T Bell Laboratories Three-dimensional circuit modules
US5172303A (en) * 1990-11-23 1992-12-15 Motorola, Inc. Electronic component assembly
US5222014A (en) * 1992-03-02 1993-06-22 Motorola, Inc. Three-dimensional multi-chip pad array carrier
JPH05183103A (en) * 1992-01-07 1993-07-23 Fujitsu Ltd Semiconductor device and semiconductor device unit
US5241133A (en) * 1990-12-21 1993-08-31 Motorola, Inc. Leadless pad array chip carrier
US5241456A (en) * 1990-07-02 1993-08-31 General Electric Company Compact high density interconnect structure
US5241450A (en) * 1992-03-13 1993-08-31 The United States Of America As Represented By The United States Department Of Energy Three dimensional, multi-chip module
US5247423A (en) * 1992-05-26 1993-09-21 Motorola, Inc. Stacking three dimensional leadless multi-chip module and method for making the same
US5299094A (en) * 1992-01-08 1994-03-29 Mitsubishi Denki Kabushiki Kaisha IC card including multiple substrates bearing electronic components
US5307240A (en) * 1992-12-02 1994-04-26 Intel Corporation Chiplid, multichip semiconductor package design concept
US5313366A (en) * 1992-08-12 1994-05-17 International Business Machines Corporation Direct chip attach module (DCAM)
US5376825A (en) * 1990-10-22 1994-12-27 Seiko Epson Corporation Integrated circuit package for flexible computer system alternative architectures
US5391917A (en) * 1993-05-10 1995-02-21 International Business Machines Corporation Multiprocessor module packaging
US5394010A (en) * 1991-03-13 1995-02-28 Kabushiki Kaisha Toshiba Semiconductor assembly having laminated semiconductor devices
US5394300A (en) * 1992-09-04 1995-02-28 Mitsubishi Denki Kabushiki Kaisha Thin multilayered IC memory card
US5397917A (en) * 1993-04-26 1995-03-14 Motorola, Inc. Semiconductor package capable of spreading heat
US5412538A (en) * 1993-07-19 1995-05-02 Cordata, Inc. Space-saving memory module
US5422435A (en) * 1992-05-22 1995-06-06 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US5421081A (en) * 1990-11-27 1995-06-06 Hitachi, Ltd. Method for producing electronic part mounting structure
US5454160A (en) * 1993-12-03 1995-10-03 Ncr Corporation Apparatus and method for stacking integrated circuit devices
US5579207A (en) * 1994-10-20 1996-11-26 Hughes Electronics Three-dimensional integrated circuit stacking
US5615089A (en) * 1994-07-26 1997-03-25 Fujitsu Limited BGA semiconductor device including a plurality of semiconductor chips located on upper and lower surfaces of a first substrate
US5633783A (en) * 1994-09-29 1997-05-27 Fujitsu Limited Multi-chip ceramic module for mounting electric parts on both substrate and cap connected through interconnecting pins
US5642265A (en) * 1994-11-29 1997-06-24 Sgs-Thomson Microelectronics, Inc. Ball grid array package with detachable module
US5739581A (en) * 1995-11-17 1998-04-14 National Semiconductor Corporation High density integrated circuit package assembly with a heatsink between stacked dies
US5783870A (en) * 1995-03-16 1998-07-21 National Semiconductor Corporation Method for connecting packages of a stacked ball grid array structure
US5798564A (en) * 1995-12-21 1998-08-25 Texas Instruments Incorporated Multiple chip module apparatus having dual sided substrate
US5920117A (en) * 1994-08-02 1999-07-06 Fujitsu Limited Semiconductor device and method of forming the device

Patent Citations (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3436603A (en) * 1965-06-10 1969-04-01 Siemens Ag Semiconductor assemblies including semiconductor units with cooling plates therefor
US4807021A (en) * 1986-03-10 1989-02-21 Kabushiki Kaisha Toshiba Semiconductor device having stacking structure
US4867235A (en) * 1986-10-20 1989-09-19 Westinghouse Electric Corp. Composite heat transfer means
JPS63261736A (en) * 1987-04-20 1988-10-28 Matsushita Electric Ind Co Ltd Printed wiring board
US4933810A (en) * 1987-04-30 1990-06-12 Honeywell Inc. Integrated circuit interconnector
US4953060A (en) * 1989-05-05 1990-08-28 Ncr Corporation Stackable integrated circuit chip package with improved heat removal
US4991000A (en) * 1989-08-31 1991-02-05 Bone Robert L Vertically interconnected integrated circuit chip system
US5099309A (en) * 1990-04-30 1992-03-24 International Business Machines Corporation Three-dimensional memory card structure with internal direct chip attachment
US5241456A (en) * 1990-07-02 1993-08-31 General Electric Company Compact high density interconnect structure
US5060844A (en) * 1990-07-18 1991-10-29 International Business Machines Corporation Interconnection structure and test method
US5376825A (en) * 1990-10-22 1994-12-27 Seiko Epson Corporation Integrated circuit package for flexible computer system alternative architectures
JPH04177870A (en) * 1990-11-13 1992-06-25 Nec Corp Pga package
US5172303A (en) * 1990-11-23 1992-12-15 Motorola, Inc. Electronic component assembly
US5130894A (en) * 1990-11-26 1992-07-14 At&T Bell Laboratories Three-dimensional circuit modules
US5421081A (en) * 1990-11-27 1995-06-06 Hitachi, Ltd. Method for producing electronic part mounting structure
US5241133A (en) * 1990-12-21 1993-08-31 Motorola, Inc. Leadless pad array chip carrier
US5394010A (en) * 1991-03-13 1995-02-28 Kabushiki Kaisha Toshiba Semiconductor assembly having laminated semiconductor devices
US5128831A (en) * 1991-10-31 1992-07-07 Micron Technology, Inc. High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias
JPH05183103A (en) * 1992-01-07 1993-07-23 Fujitsu Ltd Semiconductor device and semiconductor device unit
US5299094A (en) * 1992-01-08 1994-03-29 Mitsubishi Denki Kabushiki Kaisha IC card including multiple substrates bearing electronic components
US5222014A (en) * 1992-03-02 1993-06-22 Motorola, Inc. Three-dimensional multi-chip pad array carrier
US5241450A (en) * 1992-03-13 1993-08-31 The United States Of America As Represented By The United States Department Of Energy Three dimensional, multi-chip module
US5422435A (en) * 1992-05-22 1995-06-06 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US5247423A (en) * 1992-05-26 1993-09-21 Motorola, Inc. Stacking three dimensional leadless multi-chip module and method for making the same
US5313366A (en) * 1992-08-12 1994-05-17 International Business Machines Corporation Direct chip attach module (DCAM)
US5394300A (en) * 1992-09-04 1995-02-28 Mitsubishi Denki Kabushiki Kaisha Thin multilayered IC memory card
US5307240A (en) * 1992-12-02 1994-04-26 Intel Corporation Chiplid, multichip semiconductor package design concept
US5397917A (en) * 1993-04-26 1995-03-14 Motorola, Inc. Semiconductor package capable of spreading heat
US5391917A (en) * 1993-05-10 1995-02-21 International Business Machines Corporation Multiprocessor module packaging
US5412538A (en) * 1993-07-19 1995-05-02 Cordata, Inc. Space-saving memory module
US5454160A (en) * 1993-12-03 1995-10-03 Ncr Corporation Apparatus and method for stacking integrated circuit devices
US5615089A (en) * 1994-07-26 1997-03-25 Fujitsu Limited BGA semiconductor device including a plurality of semiconductor chips located on upper and lower surfaces of a first substrate
US5920117A (en) * 1994-08-02 1999-07-06 Fujitsu Limited Semiconductor device and method of forming the device
US5633783A (en) * 1994-09-29 1997-05-27 Fujitsu Limited Multi-chip ceramic module for mounting electric parts on both substrate and cap connected through interconnecting pins
US5579207A (en) * 1994-10-20 1996-11-26 Hughes Electronics Three-dimensional integrated circuit stacking
US5642265A (en) * 1994-11-29 1997-06-24 Sgs-Thomson Microelectronics, Inc. Ball grid array package with detachable module
US5783870A (en) * 1995-03-16 1998-07-21 National Semiconductor Corporation Method for connecting packages of a stacked ball grid array structure
US5739581A (en) * 1995-11-17 1998-04-14 National Semiconductor Corporation High density integrated circuit package assembly with a heatsink between stacked dies
US5798564A (en) * 1995-12-21 1998-08-25 Texas Instruments Incorporated Multiple chip module apparatus having dual sided substrate

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Dip Storage Module with Stacked Chips, Schmieg, J.W., IBM Technical Disclosure Bulletin, vol. 23, No. 6, Nov. 1980, p. 2337. *

Cited By (107)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030015785A1 (en) * 1995-11-29 2003-01-23 Hitachi, Ltd. BGA type semiconductor device and electronic equipment using the same
US7164194B2 (en) * 1995-11-29 2007-01-16 Renesas Technology Corp. BGA type semiconductor device and electronic equipment using the same
US20040159955A1 (en) * 1999-07-30 2004-08-19 Ming-Tung Shen Semiconductor chip module
US6774473B1 (en) * 1999-07-30 2004-08-10 Ming-Tung Shen Semiconductor chip module
US20020097063A1 (en) * 1999-11-16 2002-07-25 Kline Jerry D. Wafer level interposer
US6825678B2 (en) 1999-11-16 2004-11-30 Eaglestone Partners I, Llc Wafer level interposer
US20040045158A1 (en) * 2000-02-08 2004-03-11 Cardiac Pacemakers, Inc. Thin film deposition as an active conductor and method therefor
US7375982B2 (en) * 2000-02-08 2008-05-20 Cardiac Pacemakers, Inc. Thin film deposition as an active conductor and method therefor
US20080218989A1 (en) * 2000-02-08 2008-09-11 Cardiac Pacemakers, Inc. Thin film deposition as an active conductor and method therfor
US7646614B2 (en) 2000-02-08 2010-01-12 Cardiac Pacemakers, Inc. Thin film deposition as an active conductor and method therefor
US20030165051A1 (en) * 2000-03-13 2003-09-04 Kledzik Kenneth J. Modular integrated circuit chip carrier
US7102892B2 (en) * 2000-03-13 2006-09-05 Legacy Electronics, Inc. Modular integrated circuit chip carrier
US20060254809A1 (en) * 2000-03-13 2006-11-16 Kledzik Kenneth J Modular integrated circuit chip carrier
US7796400B2 (en) 2000-03-13 2010-09-14 Legacy Electronics, Inc. Modular integrated circuit chip carrier
US6759741B2 (en) 2000-07-31 2004-07-06 Eaglestone Partners I, Llc Matched set of integrated circuit chips selected from a multi wafer-interposer
US20040155328A1 (en) * 2000-07-31 2004-08-12 Kline Jerry D. Wafer-interposer assembly
US6812048B1 (en) 2000-07-31 2004-11-02 Eaglestone Partners I, Llc Method for manufacturing a wafer-interposer assembly
US6815712B1 (en) 2000-10-02 2004-11-09 Eaglestone Partners I, Llc Method for selecting components for a matched set from a wafer-interposer assembly
US7405471B2 (en) 2000-10-16 2008-07-29 Legacy Electronics, Inc. Carrier-based electronic module
US20060107524A1 (en) * 2000-10-16 2006-05-25 Jason Engle Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US7337522B2 (en) 2000-10-16 2008-03-04 Legacy Electronics, Inc. Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US20040166663A1 (en) * 2000-11-07 2004-08-26 Kline Jerry D. Method for constructing a wafer-interposer assembly
US6686657B1 (en) 2000-11-07 2004-02-03 Eaglestone Partners I, Llc Interposer for improved handling of semiconductor wafers and method of use of same
US20030128044A1 (en) * 2000-12-15 2003-07-10 Pierce John L. Method for producing a wafer interposer for use in a wafer interposer assembly
US6673653B2 (en) 2001-02-23 2004-01-06 Eaglestone Partners I, Llc Wafer-interposer using a ceramic substrate
US20040194301A1 (en) * 2001-03-14 2004-10-07 Kledzik Kenneth J. Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US20020162215A1 (en) * 2001-03-14 2002-11-07 Kledzik Kenneth J. Method and apparatus for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US7103970B2 (en) 2001-03-14 2006-09-12 Legacy Electronics, Inc. Method for fabricating a circuit board with a three dimensional surface mounted array of semiconductor chips
US7316060B2 (en) 2001-03-14 2008-01-08 Legacy Electronics, Inc. System for populating a circuit board with semiconductor chips
WO2003019654A1 (en) * 2001-08-22 2003-03-06 Tessera, Inc. Stacked chip assembly with stiffening layer
US20030215984A1 (en) * 2001-12-19 2003-11-20 Pogge H. Bernhard Chip and wafer integration process using vertical connections
US7564118B2 (en) 2001-12-19 2009-07-21 International Business Machines Corporation Chip and wafer integration process using vertical connections
US6599778B2 (en) 2001-12-19 2003-07-29 International Business Machines Corporation Chip and wafer integration process using vertical connections
US20050121711A1 (en) * 2001-12-19 2005-06-09 Pogge H. B. Chip and wafer integration process using vertical connections
US7388277B2 (en) 2001-12-19 2008-06-17 International Business Machines Corporation Chip and wafer integration process using vertical connections
US6856025B2 (en) 2001-12-19 2005-02-15 International Business Machines Corporation Chip and wafer integration process using vertical connections
US20080230891A1 (en) * 2001-12-19 2008-09-25 International Business Machines Corporation Chip and wafer integration process using vertical connections
US20050081720A1 (en) * 2001-12-25 2005-04-21 Canon Kabushiki Kaisha Wet process gas treatment apparatus
US20040125574A1 (en) * 2002-12-26 2004-07-01 Ki-Myung Yoon Multi-chip semiconductor package and method for manufacturing the same
US6833619B1 (en) 2003-04-28 2004-12-21 Amkor Technology, Inc. Thin profile semiconductor package which reduces warpage and damage during laser markings
US7276786B2 (en) * 2004-09-10 2007-10-02 Samsung Electronics Co., Ltd. Stacked board-on-chip package having mirroring structure and dual inline memory module on which the stacked board-on-chip packages are mounted
US20060055017A1 (en) * 2004-09-10 2006-03-16 Jeong-Hyeon Cho Stacked board-on-chip package having mirroring structure and dual inline memory module on which the stacked board-on-chip package are mounted
US7498666B2 (en) * 2004-09-27 2009-03-03 Nokia Corporation Stacked integrated circuit
US20070228542A1 (en) * 2004-09-27 2007-10-04 Nokia Corporation Stacked integrated circuit
US7435097B2 (en) 2005-01-12 2008-10-14 Legacy Electronics, Inc. Radial circuit board, system, and methods
US20060164820A1 (en) * 2005-01-12 2006-07-27 Mecker Donald W Radial circuit board, system, and methods
US20120063110A1 (en) * 2005-03-17 2012-03-15 Panasonic Corporation Module board
US8675369B2 (en) * 2005-03-17 2014-03-18 Panasonic Corporation Module board
US7855100B2 (en) 2005-03-31 2010-12-21 Stats Chippac Ltd. Integrated circuit package system with an encapsulant cavity and method of fabrication thereof
US20110018084A1 (en) * 2005-03-31 2011-01-27 Il Kwon Shim Encapsulant cavity integrated circuit package system and method of fabrication thereof
US8021924B2 (en) 2005-03-31 2011-09-20 Stats Chippac Ltd. Encapsulant cavity integrated circuit package system and method of fabrication thereof
US8309397B2 (en) 2005-03-31 2012-11-13 Stats Chippac Ltd. Integrated circuit packaging system with a component in an encapsulant cavity and method of fabrication thereof
US20060220256A1 (en) * 2005-03-31 2006-10-05 Shim Il K Encapsulant cavity integrated circuit package system
US7364945B2 (en) 2005-03-31 2008-04-29 Stats Chippac Ltd. Method of mounting an integrated circuit package in an encapsulant cavity
US7354800B2 (en) 2005-04-29 2008-04-08 Stats Chippac Ltd. Method of fabricating a stacked integrated circuit package system
US20060244157A1 (en) * 2005-04-29 2006-11-02 Flynn Carson Stacked integrated circuit package system
US7687315B2 (en) 2005-04-29 2010-03-30 Stats Chippac Ltd. Stacked integrated circuit package system and method of manufacture therefor
US20070196953A1 (en) * 2005-05-05 2007-08-23 International Business Machines Corporation Method and apparatus for forming stacked die and substrate structures for increased packing density
US7611923B2 (en) * 2005-05-05 2009-11-03 International Business Machines Corporation Method and apparatus for forming stacked die and substrate structures for increased packing density
US7518224B2 (en) 2005-05-16 2009-04-14 Stats Chippac Ltd. Offset integrated circuit package-on-package stacking system
US20060256525A1 (en) * 2005-05-16 2006-11-16 Stats Chippac Ltd. Offset integrated circuit package-on-package stacking system
US20070108581A1 (en) * 2005-05-16 2007-05-17 Stats Chippac Ltd. Offset integrated circuit package-on-package stacking system
US7746656B2 (en) 2005-05-16 2010-06-29 Stats Chippac Ltd. Offset integrated circuit package-on-package stacking system
US8643163B2 (en) 2005-08-08 2014-02-04 Stats Chippac Ltd. Integrated circuit package-on-package stacking system and method of manufacture thereof
US20070108583A1 (en) * 2005-08-08 2007-05-17 Stats Chippac Ltd. Integrated circuit package-on-package stacking system
US20090146315A1 (en) * 2005-08-08 2009-06-11 Il Kwon Shim Integrated circuit package-on-package stacking system and method of manufacture thereof
US20070158833A1 (en) * 2006-01-04 2007-07-12 Soo-San Park Integrated circuit package system including stacked die
US7652376B2 (en) 2006-01-04 2010-01-26 Stats Chippac Ltd. Integrated circuit package system including stacked die
US20070158809A1 (en) * 2006-01-04 2007-07-12 Chow Seng G Multi-chip package system
US7768125B2 (en) 2006-01-04 2010-08-03 Stats Chippac Ltd. Multi-chip package system
US20070181989A1 (en) * 2006-02-08 2007-08-09 Micron Technology, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US7671459B2 (en) 2006-02-08 2010-03-02 Micron Technologies, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US7750482B2 (en) 2006-02-09 2010-07-06 Stats Chippac Ltd. Integrated circuit package system including zero fillet resin
US20070182018A1 (en) * 2006-02-09 2007-08-09 Stats Chippac Ltd. Integrated circuit package system including zero fillet resin
US7435619B2 (en) 2006-02-14 2008-10-14 Stats Chippac Ltd. Method of fabricating a 3-D package stacking system
US20070187826A1 (en) * 2006-02-14 2007-08-16 Stats Chippac Ltd. 3-d package stacking system
US8704349B2 (en) 2006-02-14 2014-04-22 Stats Chippac Ltd. Integrated circuit package system with exposed interconnects
US20070190690A1 (en) * 2006-02-14 2007-08-16 Stats Chippac Ltd. Integrated circuit package system with exposed interconnects
SG135074A1 (en) * 2006-02-28 2007-09-28 Micron Technology Inc Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US9362141B2 (en) 2006-02-28 2016-06-07 Micron Technology, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US8450839B2 (en) 2006-02-28 2013-05-28 Micron Technology, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US9768121B2 (en) 2006-02-28 2017-09-19 Micron Technology, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US10211114B2 (en) 2006-02-28 2019-02-19 Micron Technology, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US20070216008A1 (en) * 2006-03-20 2007-09-20 Gerber Mark A Low profile semiconductor package-on-package
WO2007109492A3 (en) * 2006-03-20 2008-04-10 Texas Instruments Inc Low profile semiconductor package-on-package
WO2007109492A2 (en) * 2006-03-20 2007-09-27 Texas Instruments Incorporated Low profile semiconductor package-on-package
US7242081B1 (en) * 2006-04-24 2007-07-10 Advanced Semiconductor Engineering Inc. Stacked package structure
US20080157318A1 (en) * 2006-12-28 2008-07-03 Stats Chippac Ltd. Bridge stack integrated circuit package-on-package system
US8163600B2 (en) 2006-12-28 2012-04-24 Stats Chippac Ltd. Bridge stack integrated circuit package-on-package system
US20080191367A1 (en) * 2007-02-08 2008-08-14 Stats Chippac, Ltd. Semiconductor package wire bonding
US20080298023A1 (en) * 2007-05-28 2008-12-04 Matsushita Electric Industrial Co., Ltd. Electronic component-containing module and manufacturing method thereof
US9245772B2 (en) 2007-06-29 2016-01-26 Stats Chippac, Ltd. Stackable package by using internal stacking modules
US20110024890A1 (en) * 2007-06-29 2011-02-03 Stats Chippac, Ltd. Stackable Package By Using Internal Stacking Modules
US8124451B2 (en) 2007-09-21 2012-02-28 Stats Chippac Ltd. Integrated circuit packaging system with interposer
US20090079091A1 (en) * 2007-09-21 2009-03-26 Sungmin Song Integrated circuit packaging system with interposer
US8227925B2 (en) 2007-09-21 2012-07-24 Stats Chippac Ltd. Integrated circuit packaging system with interposer
US8258015B2 (en) 2008-02-22 2012-09-04 Stats Chippac Ltd. Integrated circuit package system with penetrable film adhesive
US20090212442A1 (en) * 2008-02-22 2009-08-27 Seng Guan Chow Integrated circuit package system with penetrable film adhesive
US20090250809A1 (en) * 2008-04-03 2009-10-08 Nec Electronics Corporation Semiconductor package having thermal stress canceller member
US20100025834A1 (en) * 2008-08-01 2010-02-04 Zigmund Ramirez Camacho Fan-in interposer on lead frame for an integrated circuit package on package system
US8304869B2 (en) 2008-08-01 2012-11-06 Stats Chippac Ltd. Fan-in interposer on lead frame for an integrated circuit package on package system
US9214403B2 (en) 2010-01-20 2015-12-15 Samsung Electronics Co., Ltd. Stacked semiconductor package
US8462511B2 (en) * 2010-01-20 2013-06-11 Samsung Electronics Co., Ltd. Stacked semiconductor package
US20110176280A1 (en) * 2010-01-20 2011-07-21 Samsung Electronics Co., Ltd. Stacked semiconductor package
WO2015195220A1 (en) * 2014-06-18 2015-12-23 Intel Corporation Modular printed circuit board
US9829915B2 (en) 2014-06-18 2017-11-28 Intel Corporation Modular printed circuit board
US9900983B2 (en) 2014-06-18 2018-02-20 Intel Corporation Modular printed circuit board electrical integrity and uses

Also Published As

Publication number Publication date
US5748452A (en) 1998-05-05
KR100259450B1 (en) 2000-06-15
JP2878243B2 (en) 1999-04-05
TW338185B (en) 1998-08-11
US5963430A (en) 1999-10-05
JPH1070233A (en) 1998-03-10
KR980012315A (en) 1998-04-30

Similar Documents

Publication Publication Date Title
US6101100A (en) Multi-electronic device package
JP3437369B2 (en) Chip carrier and semiconductor device using the same
US6236568B1 (en) Heat-dissipating structure for integrated circuit package
US6441498B1 (en) Semiconductor substrate and land grid array semiconductor package using same
US6731013B2 (en) Wiring substrate, semiconductor device and package stack semiconductor device
US6738263B2 (en) Stackable ball grid array package
US6525942B2 (en) Heat dissipation ball grid array package
US7259457B2 (en) Die-up ball grid array package including a substrate capable of mounting an integrated circuit die and method for making the same
US6060778A (en) Ball grid array package
US7514770B2 (en) Stack structure of carrier board embedded with semiconductor components and method for fabricating the same
US7656015B2 (en) Packaging substrate having heat-dissipating structure
US6396159B1 (en) Semiconductor device
US20060186531A1 (en) Package structure with chip embedded in substrate
KR20050074961A (en) Semiconductor stacked multi-package module having inverted second package
KR20070088258A (en) Multiple chip package module having inverted package stacked over die
US6501164B1 (en) Multi-chip semiconductor package with heat dissipating structure
US6861737B1 (en) Semiconductor device packages having semiconductor chips attached to circuit boards, and stack packages using the same
KR101000457B1 (en) Multi-substrate region-based package and method for fabricating the same
KR100587081B1 (en) Semiconductor package with improved thermal emission property
JPH08130288A (en) Semiconductor device
US20070209830A1 (en) Semiconductor chip package having a slot type metal film carrying a wire-bonding chip
USRE43112E1 (en) Stackable ball grid array package
JPH08250529A (en) Plastic molded type semiconductor device and manufacture thereof
JPH04192555A (en) Semiconductor package
KR20030056400A (en) method for fabricating chip scale package

Legal Events

Date Code Title Description
CC Certificate of correction
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20080808