US20170173745A1 - No clean flux composition and methods for use thereof - Google Patents

No clean flux composition and methods for use thereof Download PDF

Info

Publication number
US20170173745A1
US20170173745A1 US14/978,690 US201514978690A US2017173745A1 US 20170173745 A1 US20170173745 A1 US 20170173745A1 US 201514978690 A US201514978690 A US 201514978690A US 2017173745 A1 US2017173745 A1 US 2017173745A1
Authority
US
United States
Prior art keywords
substrate
temperature
solder bumps
solder
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/978,690
Inventor
Victor Alvarez
Pierre Y. Beaulieu
Kang-Wook Lee
Jae-Woong Nah
Lavanya Turlapati
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US14/978,690 priority Critical patent/US20170173745A1/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TURLAPATI, LAVANYA, ALVAREZ, VICTOR, BEAULIEU, PIERRE Y., LEE, KANG-WOOK, NAH, JAE-WOONG
Publication of US20170173745A1 publication Critical patent/US20170173745A1/en
Priority to US15/792,392 priority patent/US10350713B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/22Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
    • B23K35/36Selection of non-metallic compositions, e.g. coatings, fluxes; Selection of soldering or welding materials, conjoint with selection of non-metallic compositions, both selections being of interest
    • B23K35/3612Selection of non-metallic compositions, e.g. coatings, fluxes; Selection of soldering or welding materials, conjoint with selection of non-metallic compositions, both selections being of interest with organic compounds as principal constituents
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00Soldering, e.g. brazing, or unsoldering
    • B23K1/0008Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
    • B23K1/0016Brazing of electronic components
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00Soldering, e.g. brazing, or unsoldering
    • B23K1/008Soldering within a furnace
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00Soldering, e.g. brazing, or unsoldering
    • B23K1/012Soldering with the use of hot gas
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/22Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
    • B23K35/36Selection of non-metallic compositions, e.g. coatings, fluxes; Selection of soldering or welding materials, conjoint with selection of non-metallic compositions, both selections being of interest
    • B23K35/362Selection of compositions of fluxes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293Organic, e.g. plastic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13116Lead [Pb] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16238Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/2929Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81009Pre-treatment of the bump connector or the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81009Pre-treatment of the bump connector or the bonding area
    • H01L2224/8101Cleaning the bump connector, e.g. oxide removal step, desmearing
    • H01L2224/81011Chemical cleaning, e.g. etching, flux
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81009Pre-treatment of the bump connector or the bonding area
    • H01L2224/81024Applying flux to the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119Arrangement of the bump connectors prior to mounting
    • H01L2224/81191Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119Arrangement of the bump connectors prior to mounting
    • H01L2224/81193Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399Material
    • H01L2224/814Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/81444Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399Material
    • H01L2224/814Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/81447Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399Material
    • H01L2224/814Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/81455Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399Material
    • H01L2224/814Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81463Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/81466Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399Material
    • H01L2224/814Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81463Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/81471Chromium [Cr] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399Material
    • H01L2224/814Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81463Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/81484Tungsten [W] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • H01L2224/81815Reflow soldering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83009Pre-treatment of the layer connector or the bonding area
    • H01L2224/8301Cleaning the layer connector, e.g. oxide removal step, desmearing
    • H01L2224/83013Plasma cleaning
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83102Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83862Heat curing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9212Sequential connecting processes
    • H01L2224/92122Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/201Temperature ranges
    • H01L2924/20104Temperature range 100 C=<T<150 C, 373.15 K =< T < 423.15K
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/201Temperature ranges
    • H01L2924/20105Temperature range 150 C=<T<200 C, 423.15 K =< T < 473.15K
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/201Temperature ranges
    • H01L2924/20106Temperature range 200 C=<T<250 C, 473.15 K =<T < 523.15K
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/201Temperature ranges
    • H01L2924/20107Temperature range 250 C=<T<300 C, 523.15K =<T< 573.15K

Definitions

  • the present application relates generally to the manufacture of microelectronic components, and more specifically to no clean flux compositions and methods for soldering, such as in the assembly of integrated circuit modules and integrated circuit boards.
  • soldering flux is typically used to help fuse the elements being electrically connected.
  • the soldering flux reacts with and eliminates surface oxides or impurities and protects the surfaces being soldered against further oxidation during soldering.
  • the soldering flux may also improve wettability of the solder.
  • solder bumps or metal pads on respective components to be joined are aligned and temporarily held in place with a tacky soldering flux.
  • the assembly is heated to melt the solder and form metallurgical bonds and electrical connections.
  • an underfill material can be used to fill the gap between the soldered components. The underfill material decreases the impact of thermal stresses that may otherwise compromise the solder joint and/or fragile materials that are present within one of the components, such as low-k dielectric materials that are used within a chip.
  • Fluxes in use by the microelectronics industry for automated soldering of printed circuit assemblies typically contain corrosive organic acids or components that, upon heating and dissipation of the flux, leave a decomposition residue that if un-cleaned will adversely impact adhesion of the underfill material to one or both of the components being joined and may also negatively impact the electrical contact resistance across the solder joint. Effective removal of such residue can be challenging in view of the narrow gap dimensions between the soldered components. Moreover, a step of residue removal adds time and expense to the soldering process.
  • a flux formulation includes an activator and a protic solvent.
  • the activator can be a diacid or a keto acid having a boiling, sublimation or decomposition point of from 150° C. to 260° C.
  • Example activators include glutaric acid, levulinic acid, 2-ketobutyric acid, 2-oxovaleric acid, or mixtures thereof.
  • Suitable protic solvents include alkanediol, alkoxy propanol and alkoxy ethanol.
  • the flux formulation is a no-clean flux formulation that may be used in the soldering of electronic circuit board assemblies.
  • An example flux formulation includes 5-15 wt. % activator such as a diacid or keto acid, and 85-95 wt. % protic solvent.
  • a soldering method involves applying the flux formulation to a surface of a first substrate to be soldered.
  • the first substrate may include a plurality of solder bumps or metal contacts.
  • the solder bumps or metal contacts are then placed in contact with solder bumps formed on a surface of a second substrate and heated to melt the solder bumps and solder the first substrate to the second substrate.
  • the first and second substrates may be a laminate substrate and a chip, for example. Further, to facilitate transport of the first and second substrates, for example into and out of a soldering furnace, the first and second substrates may be placed on a fixture such as a tray that supports the chip-substrate assembly.
  • the fixture is an aluminum tray having a planar backside surface. The planar backside surface is configured to maintain good thermo-mechanical contact with a moving belt that carries the fixture and parts to be soldered through a soldering furnace. Such good contact maintains the alignment of the chip to the substrate by minimizing the vibration of the chip-substrate assembly.
  • the fixture enables the use of less viscous and tacky no clean fluxes than conventional water-soluble fluxes.
  • the disclosed flux formulation is a no clean flux formulation that may be incorporated into a soldering method involving chips that contain low-k dielectric materials.
  • the no clean flux formulation enables an in-line underfill process that minimizes thermally-induced stresses and facilitates use of the low-k dielectric materials.
  • FIG. 1 is a thermo gravimetric analysis (TGA) scan for glutaric acid
  • FIG. 2 is a schematic diagram of no clean flux soldering method according to embodiments
  • FIG. 3B is a cross-sectional schematic view of a semiconductor package after underfill is incorporated between the chip and the substrate;
  • FIG. 5B is an optical photograph of a support fixture for soldering semiconductor components according to further embodiments.
  • a protic solvent includes an acidic hydrogen atom and can act as a proton (H + ) donor.
  • a protic solvent includes a hydrogen atom bound to an oxygen atom, as in a hydroxyl group.
  • Example protic solvents include alkanediols, alkoxy propanols, alkoxy ethanols, or mixtures thereof.
  • alkanediols include 1,2-propanediol, 1,3-propanediol, 1,2-butanediol, 1,3-butanediol, 1,4-butanediol, 3-methyl-1,3-butanediol, 1,5-pentanediol, 3-methyl-1,5-pentanediol, 1,2-hexanediol, 1,6-hexanediol, and 2-ethyl-1,3-hexanediol.
  • alkoxy propanols include 1-propoxy-2-propanol, propylene glycol n-butyl ether, di(propylene glycol) methyl ether, di(propylene glycol) propyl ether.
  • alkoxy ethanols include 2-butoxy ethanol and 2-proxy ethanol.
  • the flux formulation is a solution of an organic acid dissolved in a protic solvent.
  • An example flux formulation comprises 5-15 wt. % (e.g., 5, 10 or 15 wt. %) activator and 85-95 wt. % (e.g., 85, 90 or 95 wt. %) protic solvent.
  • a further example flux formulation consists essentially of 5-15 wt. % diacid or keto acid and 85-95 wt. % protic solvent.
  • the flux formulation does not include water and is free of amine compounds.
  • amine compounds typically form non-volatile salts and are excluded from the disclosed flux formulations.
  • the flux formulation according to embodiments does not include halides or organic resins.
  • Each of the activator and the solvent has a boiling, sublimation or decomposition point in the range of 150° C. to 260° C. such that both components substantially or completely evaporate or sublime during solder reflow and are not present after reflow.
  • the disclosed flux formulations remain tacky after application, and are adapted to hold an aligned chip in position on a substrate prior to solder reflow.
  • the tackiness of the disclosed flux formulations may range from 20 to 120 gram-force (gf) at 23° C., e.g., 20, 40, 60, 80, 100 or 120 gf, including ranges between any of the foregoing values.
  • the activator and the solvent dissipate completely when heated to a reflow temperature of 150° C. or above (e.g., 260° C.).
  • the substrate may comprise a semiconductor material such as silicon.
  • the substrate may comprise an insulating material such as a glass and/or a polymer.
  • the substrate may be a printed circuit board and comprise a glass epoxy.
  • the substrate may include bond pad metallization structures, which can comprise Ni, Au, Cr, Cu, Ti, W, as well as combinations and alloys thereof.
  • the chip may comprise logic or memory functionality, for example.
  • the chip comprises a low-k dielectric material.
  • a low-k dielectric material has a dielectric constant less than that of silicon oxide. For advanced node chips, decreasing the dielectric constant in the wiring layers is important for high-speed data transmission.
  • low-k dielectric materials are typically used in semiconductor device structures to provide a significant increase in device performance
  • porous nature of low-k dielectric materials typically results in poor mechanical strength compared to traditional dielectric films such as silicon oxide, which results in low overall toughness and poor adhesion attributes. These attributes lead to a challenging set of mechanical issues during the packaging of chips that contain low-k dielectrics.
  • the coefficient of thermal expansion (CTE) mismatch between the silicon-based chip and the organic substrate (laminate) produces thermomechanical stresses that can lead to solder bump fatigue, delamination of the low-k dielectric materials, and even the failure of the electronic package.
  • the chip may also include solder bumps for soldering the chip to the metallization structures of the substrate.
  • Flip-chip assembly onto substrates using solder is typically performed by spraying or brushing a flux formulation onto the substrate.
  • a flux can also be applied by dipping a chip into the flux.
  • Flux formulations desirably possess a number of characteristics, including suitable rheology, solderability, and their compatibility with molded or capillary underfill materials.
  • the viscosity of the flux formulation for example, should be high enough to avoid wicking and contamination of the chip, but low enough to be uniformly applied to the chip or substrate.
  • An additional characteristic of a flux formulation is its ability to retain the flipped chip in position during reflow.
  • the principle function of a flux is to promote solderability (wettability) between two surfaces.
  • the chip and the substrate are aligned, brought into contact, and joined by heating the assembly to a temperature above the melting point (liquidus temperature) of the solder (i.e., solder reflow).
  • the assembly may be conveyed over or through a pre-heater to evaporate the solvent and activate the flux, and then conveyed into a furnace such as a convection furnace to affect melting of the solder.
  • the furnace may comprise a circulated, heated gas such as nitrogen (N 2 ) gas.
  • N 2 nitrogen
  • the temperature of the assembly is increased, typically at a heating rate of 1-3° C./sec to minimize thermal shock and avoid cracking.
  • solvent from the flux formulation begins to evaporate.
  • a reducing plasma may comprise, for example a mixture of hydrogen with helium or argon or mixtures thereof. Hydrogen is used as a reducing agent.
  • An example reducing gas composition includes 1-5% hydrogen, with the balance being an inert carrier gas.
  • the plasma treatment is performed at atmospheric pressure, which allows surfaces to be treated continuously.
  • a workpiece (chip or substrate) is conveyed proximate to a plasma head in open air where the reducing plasma can reduce surface tin oxides of tin-based solders, for example.
  • a thermal soak of typically 5 to 120 seconds may be used to remove volatile components and activate the flux.
  • the activator begins to reduce oxides that are present on metal pads and solder balls.
  • a thermal soak temperature of 100° C. to 200° C. may be used. Too high a temperature may lead to solder spattering or oxidation, while the flux formulation may not adequately activate if the temperature is too low.
  • the thermal soak can also minimize temperature gradients across the assembly and, in embodiments, establish a thermal equilibrium between the chip, solder and substrate prior to solder reflow.
  • the flux reacts with and dissipates metal oxides and optionally other contaminants present on the metal surfaces to be joined to produce clean metal surfaces. This allows for the formation of intermetallic compounds that create a strong bond between the solder and the adjacent metal. In embodiments, evaporation of the solvent and dissipation of metal oxides leaves no residue on the substrate or on the chip.
  • a common reflow temperature is 20° C. to 40° C. above the liquidus temperature of the solder.
  • a reflow time (e.g., time at temperature) may range from 5 to 90 seconds.
  • the term “reflow” is used to refer to a process where the solder undergoes a solid-to-liquid phase transformation (as opposed to merely softening).
  • the flux decreases surface tension at the interface between the solder and the metallization structures, which facilitates metallurgical bonding when the solder melts. Too high a reflow temperature or too much time at temperature may induce damage to the chip or substrate, while too low a reflow temperature or too little time at temperature may result in trapped solvent or flux, or the formation of cold joints or voids.
  • the assembly After solder reflow, the assembly is gradually cooled to solidify the solder joints. Proper cooling minimizes excess intermetallic formation and thermal shock to the components.
  • the cooling rate may range from 5 to 10° C./second.
  • an underfill material may be introduced to the chip-substrate assembly during cooling of the assembly.
  • Application of an underfill material may be performed at 100 to 120° C., e.g., 110° C.
  • Underfilling may be performed in-line, i.e., during the cooling cycle from the reflow temperature without cooling the assembly to below 100° C. until after the underfill is added.
  • a flip-chip assembly is formed by soldering the solder bumps of an integrated circuit chip to the appropriate metal bond sites of a substrate.
  • the reflow soldering operation typically leaves a gap of 0.02 mm to 0.2 mm between the chip and the substrate.
  • the gap may be filled with an underfill material, which in embodiments may be dispensed around the periphery of the soldered structure and allowed to flow between the chip and the substrate by capillary action.
  • the underfill material is adapted to relieve thermomechanical stresses on the solder interconnections that arise due to the difference in coefficients of thermal expansion (CTE) between the silicon-based chip (CTE 2.5 ⁇ 10 ⁇ 6 /° C.) and the organic substrate (CTE ⁇ 15-20 ⁇ 10 ⁇ 6 /° C.).
  • CTE coefficients of thermal expansion
  • the underfill material may be partially or fully cured within a temperature range of from greater than 100° C. to 130° C., e.g., 120° C.
  • the temperature of the chip-substrate assembly is maintained above 100° C. between the reflow and underfill cure.
  • the underfill material may be fully cured in a separate process if desired. In addition to minimizing process-induced temperature gradients, this approach decreases total process time.
  • Typical underfill materials include epoxy resins, curing agents and inorganic fillers that form a cross-linked thermosetting polymer when cured.
  • the underfill acts as a buffer between the chip and the substrate and functions to distribute the CTE-induced stress over the entire or substantially entire interfacial surface of the chip. Underfill materials also protect the interconnects from moisture and other forms of contamination.
  • FIG. 3A is schematic cutaway view of a semiconductor package 300 at an initial stage of packaging.
  • a flux formulation is applied to a chip side of substrate 310 .
  • the flux formulation may be applied by spray coating, for example, to metal pads (not shown) formed on the substrate.
  • Chip 220 including a low-k dielectric layer 221 is attached to the substrate 310 by reflowing solder associated with a plurality of solder balls 320 that may be formed in an array on the chip 220 .
  • a corresponding array of metal pads is disposed on the substrate 310 so that when the solder balls 320 are reflowed, the solder bonds to the pads of the substrate 310 , thereby electrically connecting the solder balls 320 to the pads.
  • the chip and substrate are heated until the solder balls 320 are in a liquid state.
  • a gap 250 is formed between adjacent surfaces of the chip 220 and the substrate 310 . Though the solder balls 320 bridge the gap 250 , the gap 250 is not total filled.
  • Interlayer dielectrics such as low-k dielectric layer 221 that are incorporated into the chip 220 are subject to cracking if excess stress is exerted on the chip 220 .
  • a capillary underfill 350 generally minimizes the force exerted on the chip 220 and therefore minimizes the risk of stress-induced cracking within the chip 220 .
  • Underfill 350 can be applied using several methods known to those skilled in the art.
  • FIG. 3B is schematic cutaway view of a semiconductor package 300 after a capillary underfill 350 has been placed between the chip 220 and the substrate 310 .
  • Underfill 350 effectively strengthens the bonded chip 220 by distributing the forces exerted on the chip via the reflowed solder over a larger area.
  • the chip-substrate assembly is held and transported by a fixture such as a tray that carries the assembly through the various stages of the soldering process.
  • a fixture such as a tray that carries the assembly through the various stages of the soldering process.
  • FIG. 4 Shown in FIG. 4 is a photograph of a conventional fixture 400 that is configured to carry typically 4-32 chip-substrate assemblies.
  • Fixture 400 includes a frame 410 defining open areas 420 .
  • Each open area 420 comprises a plurality of peripheral tabs 430 that are adapted to cooperatively support a chip-substrate assembly within each respective open area 420 .
  • Open areas 420 allow a heated gas such as heated nitrogen gas to flow over a large surface area of the assembly.
  • fixture 400 may be mounted onto a conveyor such as a belt or chain.
  • the contact area of fixture 400 with the belt is designed to be small so that the efficiency of heating the chip-substrate assemblies with gas is maximized But such a smaller contact area can cause a greater vibration of the chip-substrate assemblies due to the belt vibration and movement.
  • the greater vibrations can be overcome with a viscous and tacky flux, which inhibits or prevents misalignment of the chip from its substrate.
  • FIG. 5A and 5B A fixture 500 according to embodiments is shown in FIG. 5A and 5B .
  • the illustrated fixture 500 is a monolithic tray constructed of a metal such as aluminum.
  • the fixture 500 includes a frame 510 defining substantially closed areas 520 . Closed areas 520 are recessed from a top surface of the frame 510 and include a support surface 522 for supporting a chip-substrate assembly.
  • One or more apertures 524 are formed in each support surface 522 . Apertures 524 allow a heated gas to circulate over a backside of a chip-substrate assembly that is supported by support surface 522 .
  • Support surface 522 may be a planar surface as depicted in FIG. 5A .
  • support surface 522 may comprise one or more raised ridges 526 as depicted in FIG. 5B .
  • Raised ridges 526 are configured to support a chip-substrate assembly, defining a fluid channel between the support surface and the substrate. Heated gas can flow into the fluid channel via one or more apertures 524 .
  • Fixture 500 includes a planar backside surface opposite to support surface 522 .
  • the planar backside surface makes contact with a conveyor belt, i.e., over a large fraction of the surface area of the backside surface. For instance, at least 25% (e.g., 25, 30, 50, 75, 80, 85, 90, 95, 97 or 99%, including ranges between any of the foregoing values) of the backside surface makes direct physical contact with a surface of the conveyor belt while less than 20% of the backside contacts a reflow furnace belt in a conventional fixture.
  • the large area contact between the fixture and the conveyor belt dampens vibrations due to motion of the belt that might otherwise cause misalignment between a chip and a substrate prior to solder reflow.
  • the presently-disclosed fixtures enable the use of a less viscous and tacky flux, which can in turn evaporate more easily as a no clean flux.

Landscapes

  • Engineering & Computer Science (AREA)
  • Mechanical Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Wire Bonding (AREA)

Abstract

A flux formulation includes an activator and a protic solvent. The activator may be glutaric acid, levulinic acid, 2-ketobutyric acid, 2-oxovaleric acid, or mixtures thereof. Suitable protic solvents include alkanediol, alkoxy propanol and alkoxy ethanol. The flux formulation may be a no-clean flux formulation that may be used in the soldering of electronic circuit board assemblies, for example, in conjunction with a support fixture having a planar back surface that minimizes vibrations during processing that might otherwise cause misalignment between a chip and a substrate prior to solder reflow.

Description

    BACKGROUND
  • The present application relates generally to the manufacture of microelectronic components, and more specifically to no clean flux compositions and methods for soldering, such as in the assembly of integrated circuit modules and integrated circuit boards.
  • During the manufacture of microelectronic components, electrical connections are made, for example, between a single or multiple chips and a substrate. In an example manufacturing process, a chip is soldered directly to a substrate such as a laminate. In such manufacturing processes, a soldering flux is typically used to help fuse the elements being electrically connected. The soldering flux reacts with and eliminates surface oxides or impurities and protects the surfaces being soldered against further oxidation during soldering. The soldering flux may also improve wettability of the solder.
  • In a soldering process, solder bumps or metal pads on respective components to be joined are aligned and temporarily held in place with a tacky soldering flux. During the subsequent reflow process, the assembly is heated to melt the solder and form metallurgical bonds and electrical connections. To improve reliability, an underfill material can be used to fill the gap between the soldered components. The underfill material decreases the impact of thermal stresses that may otherwise compromise the solder joint and/or fragile materials that are present within one of the components, such as low-k dielectric materials that are used within a chip.
  • Fluxes in use by the microelectronics industry for automated soldering of printed circuit assemblies typically contain corrosive organic acids or components that, upon heating and dissipation of the flux, leave a decomposition residue that if un-cleaned will adversely impact adhesion of the underfill material to one or both of the components being joined and may also negatively impact the electrical contact resistance across the solder joint. Effective removal of such residue can be challenging in view of the narrow gap dimensions between the soldered components. Moreover, a step of residue removal adds time and expense to the soldering process.
  • In view of the foregoing, it would be advantageous to provide a no clean flux composition that does not require a cleaning process to remove flux residue from the device after reflow.
  • SUMMARY
  • In accordance with embodiments of the present application, a flux formulation includes an activator and a protic solvent. The activator can be a diacid or a keto acid having a boiling, sublimation or decomposition point of from 150° C. to 260° C. Example activators include glutaric acid, levulinic acid, 2-ketobutyric acid, 2-oxovaleric acid, or mixtures thereof. Suitable protic solvents include alkanediol, alkoxy propanol and alkoxy ethanol. In embodiments, the flux formulation is a no-clean flux formulation that may be used in the soldering of electronic circuit board assemblies. An example flux formulation includes 5-15 wt. % activator such as a diacid or keto acid, and 85-95 wt. % protic solvent.
  • A soldering method involves applying the flux formulation to a surface of a first substrate to be soldered. The first substrate may include a plurality of solder bumps or metal contacts. The solder bumps or metal contacts are then placed in contact with solder bumps formed on a surface of a second substrate and heated to melt the solder bumps and solder the first substrate to the second substrate.
  • The first and second substrates may be a laminate substrate and a chip, for example. Further, to facilitate transport of the first and second substrates, for example into and out of a soldering furnace, the first and second substrates may be placed on a fixture such as a tray that supports the chip-substrate assembly. In embodiments, the fixture is an aluminum tray having a planar backside surface. The planar backside surface is configured to maintain good thermo-mechanical contact with a moving belt that carries the fixture and parts to be soldered through a soldering furnace. Such good contact maintains the alignment of the chip to the substrate by minimizing the vibration of the chip-substrate assembly. The fixture enables the use of less viscous and tacky no clean fluxes than conventional water-soluble fluxes.
  • In embodiments, the disclosed flux formulation is a no clean flux formulation that may be incorporated into a soldering method involving chips that contain low-k dielectric materials. The no clean flux formulation enables an in-line underfill process that minimizes thermally-induced stresses and facilitates use of the low-k dielectric materials.
  • BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS
  • The following detailed description of specific embodiments of the present application can be best understood when read in conjunction with the following drawings, where like structure is indicated with like reference numerals and in which:
  • FIG. 1 is a thermo gravimetric analysis (TGA) scan for glutaric acid;
  • FIG. 2 is a schematic diagram of no clean flux soldering method according to embodiments;
  • FIG. 3A is a cross-sectional schematic view of a semiconductor package at a preliminary stage of packaging;
  • FIG. 3B is a cross-sectional schematic view of a semiconductor package after underfill is incorporated between the chip and the substrate;
  • FIG. 4 is an optical photograph of a conventional support fixture for soldering semiconductor components;
  • FIG. 5A is an optical photograph of a support fixture for soldering semiconductor components according to embodiments; and
  • FIG. 5B is an optical photograph of a support fixture for soldering semiconductor components according to further embodiments.
  • DETAILED DESCRIPTION
  • Reference will now be made in greater detail to various embodiments of the subject matter of the present application, some embodiments of which are illustrated in the accompanying drawings. The same reference numerals will be used throughout the drawings to refer to the same or similar parts.
  • According to various embodiments, a flux formulation comprises an activator and a protic solvent. The activator may comprise an organic acid such as a diacid or a keto acid. Diacids contain two carboxylic acid groups. Keto acids or ketoacids (also called oxo acids or oxoacids) are organic compounds that contain a carboxylic acid group and a ketone group. Exemplary organic acids include glutaric acid, levulinic acid, 2-ketobutyric acid, 2-oxovaleric acid, or mixtures thereof. A thermo gravimetric analysis (TGA) scan for glutaric acid is shown in FIG. 1. Initial decomposition of glutaric acid is seen at about 150° C. The activator is effective to remove oxides present from the surfaces to be soldered and improve wetting of a solder thereto.
  • A protic solvent includes an acidic hydrogen atom and can act as a proton (H+) donor. In various embodiments a protic solvent includes a hydrogen atom bound to an oxygen atom, as in a hydroxyl group. Example protic solvents include alkanediols, alkoxy propanols, alkoxy ethanols, or mixtures thereof. Examples of alkanediols include 1,2-propanediol, 1,3-propanediol, 1,2-butanediol, 1,3-butanediol, 1,4-butanediol, 3-methyl-1,3-butanediol, 1,5-pentanediol, 3-methyl-1,5-pentanediol, 1,2-hexanediol, 1,6-hexanediol, and 2-ethyl-1,3-hexanediol. Examples of alkoxy propanols include 1-propoxy-2-propanol, propylene glycol n-butyl ether, di(propylene glycol) methyl ether, di(propylene glycol) propyl ether. Examples of alkoxy ethanols include 2-butoxy ethanol and 2-proxy ethanol. In various embodiments, the flux formulation is a solution of an organic acid dissolved in a protic solvent.
  • An example flux formulation comprises 5-15 wt. % (e.g., 5, 10 or 15 wt. %) activator and 85-95 wt. % (e.g., 85, 90 or 95 wt. %) protic solvent. A further example flux formulation consists essentially of 5-15 wt. % diacid or keto acid and 85-95 wt. % protic solvent. According to embodiments, the flux formulation does not include water and is free of amine compounds. In particular, amine compounds typically form non-volatile salts and are excluded from the disclosed flux formulations. Further, the flux formulation according to embodiments does not include halides or organic resins.
  • Each of the activator and the solvent has a boiling, sublimation or decomposition point in the range of 150° C. to 260° C. such that both components substantially or completely evaporate or sublime during solder reflow and are not present after reflow. The disclosed flux formulations remain tacky after application, and are adapted to hold an aligned chip in position on a substrate prior to solder reflow. The tackiness of the disclosed flux formulations may range from 20 to 120 gram-force (gf) at 23° C., e.g., 20, 40, 60, 80, 100 or 120 gf, including ranges between any of the foregoing values. In embodiments, the activator and the solvent dissipate completely when heated to a reflow temperature of 150° C. or above (e.g., 260° C.).
  • The substrate may comprise a semiconductor material such as silicon. Alternatively, the substrate may comprise an insulating material such as a glass and/or a polymer. For example, the substrate may be a printed circuit board and comprise a glass epoxy. The substrate may include bond pad metallization structures, which can comprise Ni, Au, Cr, Cu, Ti, W, as well as combinations and alloys thereof.
  • The chip may comprise logic or memory functionality, for example. In embodiments, the chip comprises a low-k dielectric material. As used herein, a low-k dielectric material has a dielectric constant less than that of silicon oxide. For advanced node chips, decreasing the dielectric constant in the wiring layers is important for high-speed data transmission.
  • Though the incorporation of low-k dielectric materials into semiconductor device structures can provide a significant increase in device performance, the porous nature of low-k dielectric materials typically results in poor mechanical strength compared to traditional dielectric films such as silicon oxide, which results in low overall toughness and poor adhesion attributes. These attributes lead to a challenging set of mechanical issues during the packaging of chips that contain low-k dielectrics.
  • In particular, the coefficient of thermal expansion (CTE) mismatch between the silicon-based chip and the organic substrate (laminate) produces thermomechanical stresses that can lead to solder bump fatigue, delamination of the low-k dielectric materials, and even the failure of the electronic package. The chip may also include solder bumps for soldering the chip to the metallization structures of the substrate.
  • The solder bumps may comprise lead (Pb) or, in embodiments, a lead-free solder may be used. Example Pb-free solder compositions include tin-based solders such as tin-copper alloys. Tin-copper solders may include trace amounts of silver, for example. The eutectic temperature for the binary tin-copper system is about 228° C.
  • Flip-chip assembly onto substrates using solder is typically performed by spraying or brushing a flux formulation onto the substrate. A flux can also be applied by dipping a chip into the flux. Flux formulations desirably possess a number of characteristics, including suitable rheology, solderability, and their compatibility with molded or capillary underfill materials. The viscosity of the flux formulation, for example, should be high enough to avoid wicking and contamination of the chip, but low enough to be uniformly applied to the chip or substrate. An additional characteristic of a flux formulation is its ability to retain the flipped chip in position during reflow.
  • The principle function of a flux is to promote solderability (wettability) between two surfaces. During the soldering operation, after applying the flux formulation to the substrate, the chip and the substrate are aligned, brought into contact, and joined by heating the assembly to a temperature above the melting point (liquidus temperature) of the solder (i.e., solder reflow). In operation, the assembly may be conveyed over or through a pre-heater to evaporate the solvent and activate the flux, and then conveyed into a furnace such as a convection furnace to affect melting of the solder. In operation, the furnace may comprise a circulated, heated gas such as nitrogen (N2) gas. The thermal profile of an example reflow solder process is depicted in FIG. 2. The illustrated process includes multiple stages, i.e., pre-heat, thermal soak, reflow, in-line underfill, curing and cooling.
  • During the pre-heat, the temperature of the assembly is increased, typically at a heating rate of 1-3° C./sec to minimize thermal shock and avoid cracking. During the pre-heat, solvent from the flux formulation begins to evaporate.
  • Optionally, as also shown schematically in FIG. 2, prior to the pre-heat components of the assembly can be exposed to a surface-cleaning reducing plasma treatment. A reducing plasma may comprise, for example a mixture of hydrogen with helium or argon or mixtures thereof. Hydrogen is used as a reducing agent. An example reducing gas composition includes 1-5% hydrogen, with the balance being an inert carrier gas. In embodiments, the plasma treatment is performed at atmospheric pressure, which allows surfaces to be treated continuously. In operation, according to embodiments, a workpiece (chip or substrate) is conveyed proximate to a plasma head in open air where the reducing plasma can reduce surface tin oxides of tin-based solders, for example.
  • Following the pre-heat, a thermal soak of typically 5 to 120 seconds may be used to remove volatile components and activate the flux. During the thermal soak, the activator begins to reduce oxides that are present on metal pads and solder balls. A thermal soak temperature of 100° C. to 200° C. may be used. Too high a temperature may lead to solder spattering or oxidation, while the flux formulation may not adequately activate if the temperature is too low. The thermal soak can also minimize temperature gradients across the assembly and, in embodiments, establish a thermal equilibrium between the chip, solder and substrate prior to solder reflow.
  • During the soak, the flux reacts with and dissipates metal oxides and optionally other contaminants present on the metal surfaces to be joined to produce clean metal surfaces. This allows for the formation of intermetallic compounds that create a strong bond between the solder and the adjacent metal. In embodiments, evaporation of the solvent and dissipation of metal oxides leaves no residue on the substrate or on the chip.
  • During solder reflow, the maximum temperature of the process is reached. A common reflow temperature is 20° C. to 40° C. above the liquidus temperature of the solder. A reflow time (e.g., time at temperature) may range from 5 to 90 seconds. The term “reflow” is used to refer to a process where the solder undergoes a solid-to-liquid phase transformation (as opposed to merely softening). During reflow, the flux decreases surface tension at the interface between the solder and the metallization structures, which facilitates metallurgical bonding when the solder melts. Too high a reflow temperature or too much time at temperature may induce damage to the chip or substrate, while too low a reflow temperature or too little time at temperature may result in trapped solvent or flux, or the formation of cold joints or voids.
  • After solder reflow, the assembly is gradually cooled to solidify the solder joints. Proper cooling minimizes excess intermetallic formation and thermal shock to the components. The cooling rate may range from 5 to 10° C./second.
  • In order to minimize the stress across solder joints, and as explained in further detail below, an underfill material may be introduced to the chip-substrate assembly during cooling of the assembly. Application of an underfill material may be performed at 100 to 120° C., e.g., 110° C. Underfilling may be performed in-line, i.e., during the cooling cycle from the reflow temperature without cooling the assembly to below 100° C. until after the underfill is added.
  • In embodiments, a flip-chip assembly is formed by soldering the solder bumps of an integrated circuit chip to the appropriate metal bond sites of a substrate. The reflow soldering operation typically leaves a gap of 0.02 mm to 0.2 mm between the chip and the substrate. The gap may be filled with an underfill material, which in embodiments may be dispensed around the periphery of the soldered structure and allowed to flow between the chip and the substrate by capillary action.
  • The underfill material is adapted to relieve thermomechanical stresses on the solder interconnections that arise due to the difference in coefficients of thermal expansion (CTE) between the silicon-based chip (CTE 2.5×10−6/° C.) and the organic substrate (CTE˜15-20×10−6/° C.). The use of lead-free solders, which are harder than lead-containing solders, exacerbates the build up of such thermomechanical stresses.
  • As seen also with reference to FIG. 2, prior to applying the underfill material, exposed surfaces within the gap may be treated with an oxidizing plasma. The oxidizing plasma may eliminate flux residue, and otherwise promote good adhesion of the underfill material.
  • After its application the underfill material may be partially or fully cured within a temperature range of from greater than 100° C. to 130° C., e.g., 120° C. In embodiments, the temperature of the chip-substrate assembly is maintained above 100° C. between the reflow and underfill cure. After solder reflow, the underfill material may be fully cured in a separate process if desired. In addition to minimizing process-induced temperature gradients, this approach decreases total process time.
  • Typical underfill materials include epoxy resins, curing agents and inorganic fillers that form a cross-linked thermosetting polymer when cured. The properties of the cured polymer, such as the CTE and elastic modulus, decrease the thermomechanical stress on the solder joints and alleviate stresses that would otherwise be transferred into the IC chip.
  • Once cured, the underfill acts as a buffer between the chip and the substrate and functions to distribute the CTE-induced stress over the entire or substantially entire interfacial surface of the chip. Underfill materials also protect the interconnects from moisture and other forms of contamination.
  • According to various embodiments, FIG. 3A is schematic cutaway view of a semiconductor package 300 at an initial stage of packaging. Initially, a flux formulation is applied to a chip side of substrate 310. The flux formulation may be applied by spray coating, for example, to metal pads (not shown) formed on the substrate.
  • Chip 220 including a low-k dielectric layer 221 is attached to the substrate 310 by reflowing solder associated with a plurality of solder balls 320 that may be formed in an array on the chip 220. A corresponding array of metal pads is disposed on the substrate 310 so that when the solder balls 320 are reflowed, the solder bonds to the pads of the substrate 310, thereby electrically connecting the solder balls 320 to the pads. During reflow soldering, the chip and substrate are heated until the solder balls 320 are in a liquid state.
  • After the chip 220 is electrically attached to the substrate 310, a gap 250 is formed between adjacent surfaces of the chip 220 and the substrate 310. Though the solder balls 320 bridge the gap 250, the gap 250 is not total filled.
  • Interlayer dielectrics such as low-k dielectric layer 221 that are incorporated into the chip 220 are subject to cracking if excess stress is exerted on the chip 220. A capillary underfill 350, however, generally minimizes the force exerted on the chip 220 and therefore minimizes the risk of stress-induced cracking within the chip 220. Underfill 350 can be applied using several methods known to those skilled in the art.
  • FIG. 3B is schematic cutaway view of a semiconductor package 300 after a capillary underfill 350 has been placed between the chip 220 and the substrate 310. Underfill 350 effectively strengthens the bonded chip 220 by distributing the forces exerted on the chip via the reflowed solder over a larger area.
  • In embodiments, the chip-substrate assembly is held and transported by a fixture such as a tray that carries the assembly through the various stages of the soldering process. Shown in FIG. 4 is a photograph of a conventional fixture 400 that is configured to carry typically 4-32 chip-substrate assemblies. Fixture 400 includes a frame 410 defining open areas 420. Each open area 420 comprises a plurality of peripheral tabs 430 that are adapted to cooperatively support a chip-substrate assembly within each respective open area 420. Open areas 420 allow a heated gas such as heated nitrogen gas to flow over a large surface area of the assembly. During use, fixture 400 may be mounted onto a conveyor such as a belt or chain.
  • The contact area of fixture 400 with the belt is designed to be small so that the efficiency of heating the chip-substrate assemblies with gas is maximized But such a smaller contact area can cause a greater vibration of the chip-substrate assemblies due to the belt vibration and movement. The greater vibrations can be overcome with a viscous and tacky flux, which inhibits or prevents misalignment of the chip from its substrate.
  • A fixture 500 according to embodiments is shown in FIG. 5A and 5B. The illustrated fixture 500 is a monolithic tray constructed of a metal such as aluminum. The fixture 500 includes a frame 510 defining substantially closed areas 520. Closed areas 520 are recessed from a top surface of the frame 510 and include a support surface 522 for supporting a chip-substrate assembly. One or more apertures 524 are formed in each support surface 522. Apertures 524 allow a heated gas to circulate over a backside of a chip-substrate assembly that is supported by support surface 522.
  • Support surface 522 may be a planar surface as depicted in FIG. 5A. Alternatively, support surface 522 may comprise one or more raised ridges 526 as depicted in FIG. 5B. Raised ridges 526 are configured to support a chip-substrate assembly, defining a fluid channel between the support surface and the substrate. Heated gas can flow into the fluid channel via one or more apertures 524.
  • Fixture 500 includes a planar backside surface opposite to support surface 522. During operation, in various embodiments, the planar backside surface makes contact with a conveyor belt, i.e., over a large fraction of the surface area of the backside surface. For instance, at least 25% (e.g., 25, 30, 50, 75, 80, 85, 90, 95, 97 or 99%, including ranges between any of the foregoing values) of the backside surface makes direct physical contact with a surface of the conveyor belt while less than 20% of the backside contacts a reflow furnace belt in a conventional fixture. The large area contact between the fixture and the conveyor belt dampens vibrations due to motion of the belt that might otherwise cause misalignment between a chip and a substrate prior to solder reflow. Thus the presently-disclosed fixtures enable the use of a less viscous and tacky flux, which can in turn evaporate more easily as a no clean flux.
  • As used herein, the singular forms “a,” “an” and “the” include plural referents unless the context clearly dictates otherwise. Thus, for example, reference to a “solder bump” includes examples having two or more such “solder bumps” unless the context clearly indicates otherwise.
  • Unless otherwise expressly stated, it is in no way intended that any method set forth herein be construed as requiring that its steps be performed in a specific order. Accordingly, where a method claim does not actually recite an order to be followed by its steps or it is not otherwise specifically stated in the claims or descriptions that the steps are to be limited to a specific order, it is no way intended that any particular order be inferred. Any recited single or multiple feature or aspect in any one claim can be combined or permuted with any other recited feature or aspect in any other claim or claims.
  • It will be understood that when an element such as a layer, region or substrate is referred to as being formed on, deposited on, or disposed “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, no intervening elements are present.
  • While various features, elements or steps of particular embodiments may be disclosed using the transitional phrase “comprising,” it is to be understood that alternative embodiments, including those that may be described using the transitional phrases “consisting” or “consisting essentially of,” are implied. Thus, for example, implied alternative embodiments to a flux formulation that comprises an activator and a protic solvent include embodiments where a flux formulation consists essentially of an activator and a protic solvent and embodiments where a flux formulation consists of an activator and a protic solvent.
  • It will be apparent to those skilled in the art that various modifications and variations can be made to the present invention without departing from the spirit and scope of the invention. Since modifications, combinations, sub-combinations and variations of the disclosed embodiments incorporating the spirit and substance of the invention may occur to persons skilled in the art, the invention should be construed to include everything within the scope of the appended claims and their equivalents.

Claims (21)

1.-10. (canceled)
11. A soldering method comprising:
exposing a first substrate to a reducing plasma at a temperature from 20° C. to 25° C.;
applying a flux formulation comprising an activator and a protic solvent, wherein the activator is a ketoacid having a boiling, sublimation or decomposition point of from 150° C. to 260° C. onto a surface of the first substrate to be soldered, the surface of the first substrate comprising a plurality of first solder bumps or metal contacts,
contacting second solder bumps disposed on a surface of a second substrate to be soldered with the first solder bumps or metal contacts, and
heating the first solder bumps or metal contacts and the second solder bumps to a first temperature to solder the first solder bumps or metal contacts to the second solder bumps and form a soldered assembly.
12. (canceled)
13. The method of claim 11, wherein the first temperature is 150° C. to 260° C.
14. The method of claim 11, further comprising cooling the soldered assembly to a second temperature and applying an underfill material between the first substrate and the second substrate at the second temperature, wherein the second temperature is 100° C. to 120° C.
15. The method of claim 14, further comprising exposing the soldered assembly to an oxidizing plasma prior to applying the underfill material.
16. The method of claim 14, further comprising curing the underfill material at a third temperature greater than the second temperature.
17. The method of claim 11, further comprising placing the first substrate on a top surface of a fixture prior to the contacting, wherein the fixture has a planar bottom surface opposite to the top surface.
18. The method of claim 17, wherein the planar bottom surface comprises at least 25% of an area of the fixture.
19. The method of claim 17, wherein the first substrate is placed into a recessed region formed in the top surface.
20. The method of claim 17, wherein the fixture comprises a plurality of apertures extending through the fixture from the first surface to the second surface.
21. The method of claim 1, wherein the ketoacid is selected from the group consisting of 2-ketobutyric acid, 2-oxovaleric acid and mixtures thereof.
22. The method of claim 1, wherein the flux formulation does not contain halides.
23. The method of claim 1, wherein the flux formulation does not contain halides or organic resins.
24. A soldering method comprising:
providing a first substrate comprising a plurality of first solder bumps or metal contacts affixed to a surface thereof;
exposing the surface of the first substrate to a reducing plasma at a temperature from 20° C. to 25° C.;
applying a flux formulation comprising an activator and a protic solvent, wherein the activator is a diacid or ketoacid having a boiling, sublimation or decomposition point of from 150° C. to 260° C. onto a surface of the first substrate;
contacting the first solder bumps or metal contacts disposed on a surface of the first substrate to a second substrate, and
heating the first solder bumps or metal contacts to a first temperature to solder the first solder bumps or metal contacts to the second substrate to form a soldered assembly.
25. The method of claim 24, wherein the reducing plasma comprises hydrogen.
26. The method of claim 24, further comprising cooling the soldered assembly to a second temperature and applying an underfill material between the first substrate and the second substrate at the second temperature, wherein the second temperature is 100° C. to 120° C.
27. The method of claim 26, further comprising exposing the soldered assembly to an oxidizing plasma prior to applying the underfill material.
28. The method of claim 26, further comprising curing the underfill material at a third temperature greater than the second temperature.
29. The method of claim 24, wherein the activator is a ketoacid selected from the group consisting of 2-ketobutyric acid, 2-oxovaleric acid and mixtures thereof
30. The method of claim 24, wherein the flux formulation does not contain halides or organic resins.
US14/978,690 2015-12-22 2015-12-22 No clean flux composition and methods for use thereof Abandoned US20170173745A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US14/978,690 US20170173745A1 (en) 2015-12-22 2015-12-22 No clean flux composition and methods for use thereof
US15/792,392 US10350713B2 (en) 2015-12-22 2017-10-24 No clean flux composition and methods for use thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/978,690 US20170173745A1 (en) 2015-12-22 2015-12-22 No clean flux composition and methods for use thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/792,392 Division US10350713B2 (en) 2015-12-22 2017-10-24 No clean flux composition and methods for use thereof

Publications (1)

Publication Number Publication Date
US20170173745A1 true US20170173745A1 (en) 2017-06-22

Family

ID=59064046

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/978,690 Abandoned US20170173745A1 (en) 2015-12-22 2015-12-22 No clean flux composition and methods for use thereof
US15/792,392 Active US10350713B2 (en) 2015-12-22 2017-10-24 No clean flux composition and methods for use thereof

Family Applications After (1)

Application Number Title Priority Date Filing Date
US15/792,392 Active US10350713B2 (en) 2015-12-22 2017-10-24 No clean flux composition and methods for use thereof

Country Status (1)

Country Link
US (2) US20170173745A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180218971A1 (en) * 2015-10-30 2018-08-02 International Business Machines Corporation Method for forming solder bumps using sacrificial layer
US20210193485A1 (en) * 2016-12-15 2021-06-24 Taiwan Semiconductor Manufacturing Co., Ltd. Fan-Out Structure and Method of Fabricating the Same
CN113020880A (en) * 2021-04-14 2021-06-25 云南航葆科技有限公司 Patch resistance welding trial-manufacturing tool for integrated circuit board research and development
KR20220103198A (en) * 2020-04-02 2022-07-21 센주긴조쿠고교 가부시키가이샤 Flux composition and solder paste using same
WO2023084949A1 (en) * 2021-11-10 2023-05-19 千住金属工業株式会社 Water-soluble flux and solder paste
CN117961364A (en) * 2024-01-13 2024-05-03 江苏三沃电子科技有限公司 No-clean soldering flux

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7103515B2 (en) * 2020-01-29 2022-07-20 株式会社村田製作所 Assembly of passive parts with electrodes and passive parts with electrodes

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5487922A (en) * 1992-08-14 1996-01-30 Hughes Aircraft Company Surface preparation and deposition method for titanium nitride onto carbon-containing materials

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5443660A (en) 1994-10-24 1995-08-22 Ford Motor Company Water-based no-clean flux formulation
US6103549A (en) 1998-03-17 2000-08-15 Advanced Micro Devices, Inc. No clean flux for flip chip assembly
US6059894A (en) 1998-04-08 2000-05-09 Hewlett-Packard Company High temperature flip chip joining flux that obviates the cleaning process
US6337509B2 (en) 1998-07-16 2002-01-08 International Business Machines Corporation Fixture for attaching a conformal chip carrier to a flip chip
JP3591344B2 (en) 1998-11-27 2004-11-17 松下電器産業株式会社 How to mount electronic components with bumps
US6217671B1 (en) 1999-12-14 2001-04-17 International Business Machines Corporation Composition for increasing activity of a no-clean flux
US6617195B1 (en) 2000-07-24 2003-09-09 Advanced Micro Devices, Inc. Method of reflowing organic packages using no-clean flux
US6713318B2 (en) 2001-03-28 2004-03-30 Intel Corporation Flip chip interconnection using no-clean flux
US6887319B2 (en) 2002-04-16 2005-05-03 Senju Metal Industry Co., Ltd. Residue-free solder paste
TWI289491B (en) 2002-04-16 2007-11-11 Tadatomo Suga Reflow soldering method
US20040118697A1 (en) 2002-10-01 2004-06-24 Applied Materials, Inc. Metal deposition process with pre-cleaning before electrochemical deposition
US6796482B2 (en) 2002-10-31 2004-09-28 Freescale Semiconductor, Inc. Phase separated system for fluxing
US20050082670A1 (en) 2003-09-11 2005-04-21 Nordson Corporation Method for preapplying a viscous material to strengthen solder connections in microelectronic packaging and microelectronic packages formed thereby
US7740713B2 (en) 2004-04-28 2010-06-22 International Business Machines Corporation Flux composition and techniques for use thereof
US7780801B2 (en) 2006-07-26 2010-08-24 International Business Machines Corporation Flux composition and process for use thereof
JP2015072996A (en) 2013-10-02 2015-04-16 新光電気工業株式会社 Semiconductor device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5487922A (en) * 1992-08-14 1996-01-30 Hughes Aircraft Company Surface preparation and deposition method for titanium nitride onto carbon-containing materials

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180218971A1 (en) * 2015-10-30 2018-08-02 International Business Machines Corporation Method for forming solder bumps using sacrificial layer
US10535592B2 (en) * 2015-10-30 2020-01-14 International Business Machines Corporation Method for forming solder bumps using sacrificial layer
US20210193485A1 (en) * 2016-12-15 2021-06-24 Taiwan Semiconductor Manufacturing Co., Ltd. Fan-Out Structure and Method of Fabricating the Same
US11626296B2 (en) * 2016-12-15 2023-04-11 Taiwan Semiconductor Manufacturing Company, Ltd. Fan-out structure and method of fabricating the same
US12020953B2 (en) 2016-12-15 2024-06-25 Taiwan Semiconductor Manufacturing Company, Ltd. Fan-out structure and method of fabricating the same
KR20220103198A (en) * 2020-04-02 2022-07-21 센주긴조쿠고교 가부시키가이샤 Flux composition and solder paste using same
CN114981035A (en) * 2020-04-02 2022-08-30 千住金属工业株式会社 Flux composition and solder paste using the same
KR102598694B1 (en) 2020-04-02 2023-11-07 센주긴조쿠고교 가부시키가이샤 Flux composition and solder paste using the same
CN113020880A (en) * 2021-04-14 2021-06-25 云南航葆科技有限公司 Patch resistance welding trial-manufacturing tool for integrated circuit board research and development
WO2023084949A1 (en) * 2021-11-10 2023-05-19 千住金属工業株式会社 Water-soluble flux and solder paste
CN117961364A (en) * 2024-01-13 2024-05-03 江苏三沃电子科技有限公司 No-clean soldering flux

Also Published As

Publication number Publication date
US20180043478A1 (en) 2018-02-15
US10350713B2 (en) 2019-07-16

Similar Documents

Publication Publication Date Title
US10350713B2 (en) No clean flux composition and methods for use thereof
EP1374297B1 (en) Flip chip interconnection using no-clean flux
US6774497B1 (en) Flip-chip assembly with thin underfill and thick solder mask
US6495397B2 (en) Fluxless flip chip interconnection
US6194788B1 (en) Flip chip with integrated flux and underfill
EP1076913A1 (en) Flip chip with integrated flux, mask and underfill
JP2008109009A (en) Method of manufacturing semiconductor device
US20110287583A1 (en) Convex die attachment method
US20060043603A1 (en) Low temperature PB-free processing for semiconductor devices
US20120217290A1 (en) Flux Composition and Techniques for Use Thereof
US7919356B2 (en) Method and structure to reduce cracking in flip chip underfill
US7279359B2 (en) High performance amine based no-flow underfill materials for flip chip applications
US7588968B1 (en) Linked chip attach and underfill
US6979600B2 (en) Apparatus and methods for an underfilled integrated circuit package
US7452750B2 (en) Capacitor attachment method
JP5016975B2 (en) Manufacturing method of semiconductor device
US11824037B2 (en) Assembly of a chip to a substrate
WO2008073432A2 (en) No flow underfill process, composition, and reflow carrier
US11355471B2 (en) System for processing semiconductor devices
US6617195B1 (en) Method of reflowing organic packages using no-clean flux
KR100884192B1 (en) Manufacturing method of semiconductor package
JP2022105279A (en) Method and device (assembly of chip and substrate)
JP2008071792A (en) Method of manufacturing semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ALVAREZ, VICTOR;BEAULIEU, PIERRE Y.;LEE, KANG-WOOK;AND OTHERS;SIGNING DATES FROM 20151218 TO 20151222;REEL/FRAME:037353/0280

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION