US20100237511A1 - Structure and Method for Thin Single or Multichip Semiconductor QFN Packages - Google Patents

Structure and Method for Thin Single or Multichip Semiconductor QFN Packages Download PDF

Info

Publication number
US20100237511A1
US20100237511A1 US12/793,537 US79353710A US2010237511A1 US 20100237511 A1 US20100237511 A1 US 20100237511A1 US 79353710 A US79353710 A US 79353710A US 2010237511 A1 US2010237511 A1 US 2010237511A1
Authority
US
United States
Prior art keywords
chip
segment
segments
semiconductor
passive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/793,537
Inventor
Mutsumi Masumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Priority to US12/793,537 priority Critical patent/US20100237511A1/en
Publication of US20100237511A1 publication Critical patent/US20100237511A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4828—Etching
    • H01L21/4832—Etching a temporary substrate after encapsulation process to form leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68377—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12044—OLED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18165—Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip

Definitions

  • the present invention is related in general to the field of semiconductor devices and processes, and more specifically to structure and method of thin single or multichip semiconductor QFN devices.
  • Leadframes for semiconductor devices provide a stable support pad for firmly positioning the semiconductor chip, usually an integrated circuit (IC) chip, within a package. It has been common practice to manufacture single piece leadframes from thin (about 120 to 250 ⁇ m) sheets of metal. For electrical and thermal reasons, copper has been the favorite starting material; however, the copper price has recently been climbing sharply.
  • IC integrated circuit
  • the leadframe offers a plurality of conductive segments to bring various electrical conductors into close proximity of the chip.
  • the remaining gaps between the segments and the contact pads on the chip surface are bridged by connectors, typically thin metal wires of gold, individually bonded to the chip contact pads and the leadframe segments. Consequently, the surface of the inner segment ends has to be metallurgically suitable for attaching the connectors.
  • the end of the lead segments remote from the chip need to be electrically and mechanically connected to external circuitry such as printed circuit boards.
  • This attachment is customarily performed by soldering, conventionally with a tin alloy solder at a reflow temperature above 200° C. Consequently, the surface of the outer segment ends needs to have a metallurgical configuration suitable for reflow attachment to external parts.
  • the leadframe provides the framework for encapsulating the sensitive chip and fragile connecting wires. Encapsulation using plastic materials has been the preferred method due to low cost.
  • the transfer molding process for epoxy-based thermoset compounds at 175° C. has been practiced for many years. The temperature of 175° C. for molding and mold curing (polymerization) is compatible with the temperature of >200° C. for eutectic solder reflow.
  • the package dimensions are shrinking, offering less surface for adhesion.
  • the requirement to use lead-free solders pushes the reflow temperature range into the neighborhood of about 260° C., making it more difficult to maintain mold compound adhesion to the leadframes.
  • This is especially true for the small leadframe surfaces available in QFN (Quad Flat No-lead) and SON (Small Outline No-lead) devices.
  • ICs are becoming faster; consequently, they dissipate more thermal energy, which needs to be removed to maintain optimum operating temperatures.
  • the dimensions of semiconductor packages, especially the thickness have to shrink since they need to fit into small, often handheld end-equipment. And the package manufacturing cost must come down to compensate for rising material prices and market pressures on the product cost.
  • the low-cost leadframes are to offer a combination of adhesion to molding compounds, bondability for connecting wires, solderablity of the exposed leadframe segments, and short paths for thermal power dissipation.
  • One embodiment of the invention is a semiconductor device, which has one or more semiconductor chips with active and passive surfaces, wherein the active surfaces include contact pads.
  • the device further has a plurality of metal segments separated from the chip by gaps; the segments have first and second surfaces, wherein the second surfaces are flat and coplanar with the passive chip surface.
  • Conductive connectors span from the chip contact pads to the respective first segment surface.
  • Polymeric encapsulation compound covers the active chip surface, the connectors, and the first segment surfaces, and are filling the gaps so that the compound forms surfaces coplanar with the passive chip surface and the second segment surfaces.
  • the device thickness may be only about 250 ⁇ m.
  • Reflow metals may be on the passive chip surface and the second segment surfaces.
  • Another embodiment of the invention is a method for fabricating semiconductor devices. Using a metal sheet with first and second surfaces, selected portions of the first sheet surface are etched so that they become gaps with a certain depth and selected lengths and widths between un-etched metal segments. Semiconductor chips with contact pads are attached in gaps of suitable length and width. The chip contact pads are connected to respective segments using conductive connectors. The first sheet surface including the assembled chips and connectors are covered with a polymeric compound, which also fills the remaining gaps. Mechanical grinding is then applied to the second sheet surface in order to remove metal until the certain depth of the gaps is reached. The segments are thus electrically isolated from each other, and a planar device surface is created. The grinding process may be continued until a predetermined thinness of segments and chips is reached, for some devices as low as about 250 ⁇ m.
  • Another embodiment of the invention is another method for fabricating semiconductor devices.
  • a metal sheet with first and second surfaces selected portions of the first sheet surface are etched so that they become gaps with a certain depth and selected lengths and widths between un-etched metal segments; the segments are suitable for attaching semiconductor chips or metal connectors. Chips with contact pads are attached to suitable segments, and chip contact pads are connected to respective segments using conductive connectors.
  • the first sheet surface including the assembled chips and connectors are covered with a polymeric compound, which also fills the gaps.
  • Mechanical grinding is then applied to the second sheet surface in order to remove metal until the certain depth of the gaps is reached.
  • the segments are thus electrically isolated from each other, and a planar device surface is created. The grinding process may be continued until a predetermined thinness of the segments is reached, for some devices as low as about 375 ⁇ m.
  • the grinding technique does not require specific powders, rinsing or cleaning, and the grinding rate is equal for the involved metals, polymers, and semiconductors.
  • the employed technique is easy to control, an advantage for fabricating ultra-thin packages.
  • FIG. 1 shows a schematic cross section of a device of the multichip QFN/SON type having a structure fabricated by a method according to the invention.
  • FIG. 2 shows a schematic cross section of another device of the multichip QFN/SON type having a structure fabricated by a method according to the invention.
  • FIGS. 3 to 5B are schematic cross sections to illustrate method steps for an embodiment of the invention.
  • FIG. 3 depicts a metal sheet after partial etching.
  • FIG. 4 illustrates semiconductor chips after assembling on the partially etched metal sheet, and after encapsulating.
  • FIG. 5A shows the device after the first phase of mechanical grinding.
  • FIG. 5B shows the device after the second phase of mechanical grinding.
  • FIGS. 6 to 8B are schematic cross sections to illustrate method steps for another embodiment of to the invention.
  • FIG. 6 depicts a metal sheet after partial etching.
  • FIG. 7 illustrates semiconductor chips after assembling on the partially etched metal sheet, and after encapsulating.
  • FIG. 8A shows the device after the first phase of mechanical grinding.
  • FIG. 8B shows the device after the second phase of mechanical grinding.
  • FIG. 9 is a cross section showing schematically the grinding system used by the method of the invention.
  • FIGS. 1 and 2 are schematic cross sections of embodiments of the present invention.
  • FIG. 1 shows a multichip device of the QFN (Quad Flat No-lead) or SON (Small Outline No-lead) family, generally designated 100 , with two similar chips 101 and 102 . It should be stressed, however, that the considerations about device 100 are equally valid, when device 100 contains only a single chip, or more than two chips; also, the considerations are equally valid, when the chips of a multichip device are dissimilar or belonging to different product families.
  • QFN Quad Flat No-lead
  • SON Small Outline No-lead
  • FIG. 1 illustrates chip 101 having an active surface 101 a and a passive surface 101 b .
  • the active surface 101 a includes contact pads suitable for affixing conductive connectors.
  • chip 102 has an active surface 102 a with contact pads, and a passive surface 102 b.
  • Device 100 in FIG. 1 further has a plurality of metal segments 110 , 111 , etc., which are separated from chips 101 and 102 by gaps, and by other gaps from each other.
  • segment 110 is separated from chip 101 by gap 120 .
  • the segments have first and second surfaces; for example, segment 110 has first surface 110 a and second surface 110 b ; and segment 111 has first surface 111 a and second surface 111 b .
  • the second surfaces 110 b , 111 b , etc. are coplanar with the passive chip surface 101 b , and furthermore with passive chip surface 102 b and the second surfaces of all other segments. With other words, all chip passive surfaces and all segment second surfaces are in the same plane 130 .
  • Conductive connectors are spanning from the chip contact pads to the first surface of the respective segment.
  • the connectors are bond wires; for instance, one contact pad of chip 101 is shown connected to segment 110 by wire 140 , and the other contact pad connected by wire 141 to segment 111 .
  • Polymeric encapsulation compound 150 covers the active chip surfaces 101 a and 102 a , the connectors 140 , 141 , etc., and the first segment surfaces 110 a , 111 a , etc.
  • encapsulation compound 150 fills the gaps 120 etc. so that the compound forms surfaces 150 a , 150 b . . . 150 n coplanar with the passive chip surfaces 101 b and 102 b and the second segment surfaces 110 b , 111 b , etc.
  • all chip passive surfaces, all segment second surfaces and the surfaces of the gap-filling compound are in the same pane 130 .
  • Devices as depicted in FIG. 1 can be fabricated with very slim thickness 160 .
  • segment thickness 160 a of 75 ⁇ m, wire span loop height 160 b of 75 ⁇ m, and encapsulation compound thickness 160 c over the wire span of 100 ⁇ m the total device thickness 160 is only 250 ⁇ m.
  • the thickness of the semiconductor chips may be 100 ⁇ m or even only 75 ⁇ m.
  • connection to external parts it is preferred to provide the connection to external parts using solder reflow alloys.
  • reflow material for example, solder balls or solder paste
  • the connection to external parts is accomplished by pressure contacts.
  • At least one passive component inside of the encapsulation compound.
  • FIG. 2 Another embodiment of the invention is illustrated in FIG. 2 as a multichip device of the QFN or SON type, generally designated 200 .
  • the embodiment is shown with two chips 201 and 202 , which may be similar or different. It should be stressed, however, that the considerations about device 200 are equally valid, when device 200 contains only a single chip, or more than two chips.
  • the active surfaces of chips 201 and 202 have contact pads.
  • Device 200 has a plurality of metal segments 210 , 211 , 212 , etc., which are separated from each other by gaps.
  • segment 210 is separated from segment 211 by gap 220 .
  • the segments have first and second surfaces; for example, segment 210 has first surface 210 a and second surface 210 b ; and segment 211 has first surface 211 a and second surface 211 b .
  • the second surfaces 210 b , 211 b , etc., are coplanar; all segment second surfaces are in the same plane 230 .
  • the first segment surfaces are suitable for attaching semiconductor chips or conductive connectors.
  • the first surface 210 a of segment 210 is suitable for attaching a bond wire; the first surface 211 a of segment 211 has an area suitable for attaching the passive surface of semiconductor chip 201 .
  • Conductive connectors are spanning from the chip contact pads to the first surface of the respective segment.
  • the connectors are bond wires; for instance, one contact pad of chip 201 is shown connected to segment 210 by wire 240 , and the other contact pad connected by wire 241 to segment 212 .
  • Polymeric encapsulation compound 250 covers the active chip surfaces, the connectors 240 , 241 , etc., and the first segment surfaces 210 a , 211 a , etc. In addition, encapsulation compound 250 fills the gaps 220 etc. so that the compound forms surfaces 250 a , 250 b . . . 250 n coplanar with the second segment surfaces 210 b , 211 b , etc. All segment second surfaces and the surfaces of the gap-filling compound are in the same pane 230 .
  • Devices as depicted in FIG. 2 can be fabricated with slim thickness 260 .
  • segment thickness 260 a of 100 ⁇ m, chip thickness 260 b of 100 ⁇ m, wire span loop height 260 c of 75 ⁇ m, and encapsulation compound thickness 260 d over the wire span of 100 ⁇ m the total device thickness 260 is only 375 ⁇ m.
  • connection to external parts it is preferred to provide the connection to external parts using solder reflow alloys.
  • reflow material for example, solder balls or solder paste
  • the connection to external parts is accomplished by pressure contacts.
  • At least one passive component inside of the encapsulation compound.
  • FIGS. 3 to 5B illustrate steps of the fabrication process for devices of the structure displayed in FIG. 1
  • FIGS. 6 to 8B depict steps of the fabrication process for devices of the structure displayed in FIG. 2
  • a metal sheet is provided, which has first and second surfaces.
  • Preferred sheet metals are copper or copper alloys; alternative metals include aluminum, iron-nickel alloys, and Kovar.
  • the preferred metal sheet thickness is in the range from 100 to 300 ⁇ m; thinner sheets are possible, but not necessary, since the sheets will be thinned at end of the process by grinding (see below).
  • the ductility in this thickness range provides the 5 to 15% elongation that facilitates the segment bending and forming operation needed for some of the finished devices (for instance, for surface mount devices).
  • first surface 301 a of sheet 301 are etched so that the etched portions become gaps with a certain depth 302 a and selected length 302 b and width (not shown in the cross section of FIG. 3 ) between un-etched metal segments 303 .
  • the depth, length and width of the gaps are predetermined to accommodate semiconductor chips, and the segments are predetermined (metallurgically suitable) for attaching metal connectors on first surface 301 a .
  • the sheet portion left after the etch step acts as sort of “carrier” and includes the second surface 301 b of the sheet.
  • FIG. 4 illustrates examples for chips 401 , which fit easily in the length 302 b of the etched gaps.
  • the thickness of chips 401 may be equal to, or smaller or larger than depth 302 a.
  • FIG. 4 also shows the next process step of interconnecting the chip contact pads with the respective segments 303 using conductive connectors 402 .
  • Preferred connectors are bond wires made of gold or gold alloy.
  • FIG. 4 depicts the next process step of covering the first sheet surface 301 a , the assembled chips 401 , and the connectors 402 with a polymeric compound 403 , preferably an epoxy-based molding compound; actually, compound 403 covers the connectors 402 to a height 410 over the wire span to ensure complete protection.
  • the top surface 403 a of the encapsulation compound is preferably substantially planar and parallel to the second sheet surface 301 b .
  • compound 403 is filling the remaining gaps.
  • second sheet surface 301 b remains uncovered by the encapsulation compound.
  • FIGS. 5A and 5B illustrate the mechanical grinding step at two completion stages, FIG. 5A at an earlier completion stage and FIG. 5B at a later completion stage.
  • a rotating grinding wheel 501 is used similar to the wheel conventionally used in the silicon wafer back-grinding process.
  • the grinding process attacks the second sheet surface 301 b (see FIG. 4 ) and continues to remove metal, until the sheet metal (the “carrier”) leftover from the etching step of FIG. 3 is removed and the certain depth 302 a of the gaps etched in FIG. 3 is reached.
  • the segments 303 become electrically isolated from each other and the passive surface of chips 401 becomes exposed.
  • the grinding step creates a common planar device surface, where the passive surface of chips 401 , the segments 303 , and the compound-filled gaps are aligned in a common plane 530 .
  • This stage of the grinding process is captured in FIG. 5A . It leaves the thickness 560 of the finished device at a value, which satisfies the specifications of many products. However, for other devices the grinding process may continue, see FIG. 5B , until a thinner predetermined thickness of the segments, the chips, and thus the overall device 561 is reached.
  • the device fabrication process may further include the step of attaching reflow metals, such as tin-based solders, to the segments and chips exposed at the planar device surface 530 to prepare for solder attachment of the device to external parts.
  • reflow metals such as tin-based solders
  • FIG. 6 displays the metal sheet, after selected portions of the first sheet surface 601 a have been etched so that the etched portions become gaps with a certain depth 602 a and selected length 602 b and width (not shown in the cross section of FIG. 6 ) between un-etched metal segments 603 and 604 .
  • the segments 603 are predetermined (metallurgically suitable) for attaching metal connectors on first surface 601 a
  • the segments 604 are predetermined (metallurgically suitable) for attaching semiconductor chips.
  • the sheet portion left after the etch step acts as sort of “carrier” and includes the second surface 601 b of the sheet.
  • semiconductor chips with contact pads are provided; the number of required chips is determined by the final product (single chip or multi-chip device).
  • Each chip is placed on a segment 604 of suitable length and width, and attached to the segment.
  • FIG. 7 illustrates examples for chips 701 on segments 604 .
  • the thickness of chips 701 may be selected as required by the device type.
  • FIG. 7 also shows the next process step of interconnecting the chip contact pads with the respective segments 603 using conductive connectors 702 .
  • Preferred connectors are bond wires made of gold or gold alloy.
  • FIG. 7 depicts the next process step of covering the first sheet surface 601 a , the assembled chips 701 , and the connectors 702 with a polymeric compound 703 , preferably an epoxy-based molding compound; actually, compound 703 covers the connectors 702 to a height 710 over the wire span to ensure complete protection.
  • the top surface 703 a of the encapsulation compound is preferably substantially planar and parallel to the second sheet surface 601 b .
  • compound 703 is filling the gaps.
  • second sheet surface 601 b remains uncovered by the encapsulation compound.
  • FIGS. 8A and 8B illustrate the mechanical grinding step at two completion stages, FIG. 8A at an earlier completion stage and FIG. 8B at a later completion stage.
  • a rotating grinding wheel 801 is used similar to the wheel conventionally used in the silicon wafer back-grinding process.
  • the grinding process attacks the second sheet surface 601 b (see FIG. 7 ) and continues to remove metal, until the sheet metal (the “carrier”) is removed, which had remained from the etching step of FIG. 6 , and the certain depth 602 a of the gaps etched in FIG. 6 is reached.
  • the segments 603 and 604 become electrically isolated from each other.
  • the grinding step creates a common planar device surface, in which the segments 603 and 604 and the compound-filled gaps are aligned; in FIG. 8A , this common plane is designated 830 .
  • the thickness 560 of the finished device as depicted in FIG. 8A satisfies the specifications of many products. However, for other devices the grinding process may continue, see FIG. 8B , until a thinner predetermined thickness 861 of the segments and the overall device is reached.
  • the device fabrication process may further include the step of attaching reflow metals, such as tin-based solders, to the segments exposed at the planar device surface 830 to prepare for solder attachment of the device to external parts.
  • reflow metals such as tin-based solders
  • FIG. 9 shows schematically components of the back-grinding system used for the mechanical grinding process according to the invention.
  • the system is similar to the ones installed in semiconductor manufacturing for back-grinding silicon wafers. Suitable back-grinding machines are commercially available, for example, from the companies Disco, TSK, and Okamoto, all of Japan.
  • a vacuum chuck table 901 has a laminated flat ring 902 , which holds a dicing film 903 . This film is similar to the support film commonly used for silicon wafer back-grinding and serves to stabilize the molded leadframe-to-be-ground 904 against package warpage.
  • the grinding process is performed by rotating grinding wheel 905 under running water and controlled pressure and rotation speeds, without grinding powder.
  • the spindle may rotate at 3000 rpm.
  • the first grinding speed of 0.3 ⁇ m/s is reached with a first table speed of 300 rpm. It is followed by a second grinding speed of 0.2 ⁇ m/s.
  • the invention applies to many semiconductor device types other than the example of an QFN/SON devices described, for instance surface mount devices, small outline devices, and leaded devices.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

A semiconductor device has one or more semiconductor chips with active and passive surfaces, wherein the active surfaces include contact pads. The device further has a plurality of metal segments separated from the chip by gaps; the segments have first and second surfaces, wherein the second surfaces are coplanar with the passive chip surface. Conductive connectors span from the chip contact pads to the respective first segment surface. Polymeric encapsulation compound covers the active chip surface, the connectors, and the first segment surfaces, and are filling the gaps so that the compound forms surfaces coplanar with the passive chip surface and the second segment surfaces. In this structure, the device thickness may be only about 250 μm. Reflow metals may be on the passive chip surface and the second segment surfaces.

Description

  • This application is a continuation of application Ser. No. 12/332,063, filed Dec. 10, 2008, which is a division of application Ser. No. 11/299,594, filed Dec. 12, 2005, now abandoned, the entire contents of which are herein incorporated by reference.
    • FIELD OF THE INVENTION
  • The present invention is related in general to the field of semiconductor devices and processes, and more specifically to structure and method of thin single or multichip semiconductor QFN devices.
    • DESCRIPTION OF THE RELATED ART
  • Leadframes for semiconductor devices provide a stable support pad for firmly positioning the semiconductor chip, usually an integrated circuit (IC) chip, within a package. It has been common practice to manufacture single piece leadframes from thin (about 120 to 250 μm) sheets of metal. For electrical and thermal reasons, copper has been the favorite starting material; however, the copper price has recently been climbing sharply.
  • In addition to the chip pad, the leadframe offers a plurality of conductive segments to bring various electrical conductors into close proximity of the chip. The remaining gaps between the segments and the contact pads on the chip surface are bridged by connectors, typically thin metal wires of gold, individually bonded to the chip contact pads and the leadframe segments. Consequently, the surface of the inner segment ends has to be metallurgically suitable for attaching the connectors.
  • The end of the lead segments remote from the chip need to be electrically and mechanically connected to external circuitry such as printed circuit boards. This attachment is customarily performed by soldering, conventionally with a tin alloy solder at a reflow temperature above 200° C. Consequently, the surface of the outer segment ends needs to have a metallurgical configuration suitable for reflow attachment to external parts.
  • Finally, the leadframe provides the framework for encapsulating the sensitive chip and fragile connecting wires. Encapsulation using plastic materials has been the preferred method due to low cost. The transfer molding process for epoxy-based thermoset compounds at 175° C. has been practiced for many years. The temperature of 175° C. for molding and mold curing (polymerization) is compatible with the temperature of >200° C. for eutectic solder reflow.
  • Reliability tests in moist environments require that the molding compounds have good adhesion to the leadframe and the device parts it encapsulates. Two major contributors to good adhesion are the chemical affinity between the molding compound and the metal finish of the leadframe, and the surface roughness of the leadframe.
  • In recent years, a number of technical and market trends have made it more and more difficult to find satisfactory solutions for the diverse requirements. As an example, the package dimensions are shrinking, offering less surface for adhesion. Then, the requirement to use lead-free solders pushes the reflow temperature range into the neighborhood of about 260° C., making it more difficult to maintain mold compound adhesion to the leadframes. This is especially true for the small leadframe surfaces available in QFN (Quad Flat No-lead) and SON (Small Outline No-lead) devices. ICs are becoming faster; consequently, they dissipate more thermal energy, which needs to be removed to maintain optimum operating temperatures. The dimensions of semiconductor packages, especially the thickness, have to shrink since they need to fit into small, often handheld end-equipment. And the package manufacturing cost must come down to compensate for rising material prices and market pressures on the product cost.
    • SUMMARY OF THE INVENTION
  • Applicant recognizes the need for a fresh concept of achieving low-cost device fabrication using leadframe structures tailor-made for thin semiconductor packages and high reliability devices. The low-cost leadframes are to offer a combination of adhesion to molding compounds, bondability for connecting wires, solderablity of the exposed leadframe segments, and short paths for thermal power dissipation.
  • There are technical advantages, when the leadframe and its method of fabrication are flexible and low cost enough to be applied for different semiconductor product families and a wide spectrum of design and assembly variations, and achieve improvements toward the goals of improved process yields, high manufacturing throughput, and device reliability. Of special interest are solutions, which can be applied to single and multi-chip products. There are further technical advantages, when these innovations are accomplished using the installed equipment base so that no investment in new manufacturing machines is needed.
  • One embodiment of the invention is a semiconductor device, which has one or more semiconductor chips with active and passive surfaces, wherein the active surfaces include contact pads. The device further has a plurality of metal segments separated from the chip by gaps; the segments have first and second surfaces, wherein the second surfaces are flat and coplanar with the passive chip surface. Conductive connectors span from the chip contact pads to the respective first segment surface. Polymeric encapsulation compound covers the active chip surface, the connectors, and the first segment surfaces, and are filling the gaps so that the compound forms surfaces coplanar with the passive chip surface and the second segment surfaces. In this structure, the device thickness may be only about 250 μm. Reflow metals may be on the passive chip surface and the second segment surfaces.
  • Another embodiment of the invention is a method for fabricating semiconductor devices. Using a metal sheet with first and second surfaces, selected portions of the first sheet surface are etched so that they become gaps with a certain depth and selected lengths and widths between un-etched metal segments. Semiconductor chips with contact pads are attached in gaps of suitable length and width. The chip contact pads are connected to respective segments using conductive connectors. The first sheet surface including the assembled chips and connectors are covered with a polymeric compound, which also fills the remaining gaps. Mechanical grinding is then applied to the second sheet surface in order to remove metal until the certain depth of the gaps is reached. The segments are thus electrically isolated from each other, and a planar device surface is created. The grinding process may be continued until a predetermined thinness of segments and chips is reached, for some devices as low as about 250 μm.
  • Another embodiment of the invention is another method for fabricating semiconductor devices. Using a metal sheet with first and second surfaces, selected portions of the first sheet surface are etched so that they become gaps with a certain depth and selected lengths and widths between un-etched metal segments; the segments are suitable for attaching semiconductor chips or metal connectors. Chips with contact pads are attached to suitable segments, and chip contact pads are connected to respective segments using conductive connectors. The first sheet surface including the assembled chips and connectors are covered with a polymeric compound, which also fills the gaps. Mechanical grinding is then applied to the second sheet surface in order to remove metal until the certain depth of the gaps is reached. The segments are thus electrically isolated from each other, and a planar device surface is created. The grinding process may be continued until a predetermined thinness of the segments is reached, for some devices as low as about 375 μm.
  • It is an advantage that the grinding technique does not require specific powders, rinsing or cleaning, and the grinding rate is equal for the involved metals, polymers, and semiconductors. The employed technique is easy to control, an advantage for fabricating ultra-thin packages.
  • The technical advances represented by certain embodiments of the invention will become apparent from the following description of the preferred embodiments of the invention, when considered in conjunction with the accompanying drawings and the novel features set forth in the appended claims.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows a schematic cross section of a device of the multichip QFN/SON type having a structure fabricated by a method according to the invention.
  • FIG. 2 shows a schematic cross section of another device of the multichip QFN/SON type having a structure fabricated by a method according to the invention.
  • FIGS. 3 to 5B are schematic cross sections to illustrate method steps for an embodiment of the invention.
  • FIG. 3 depicts a metal sheet after partial etching.
  • FIG. 4 illustrates semiconductor chips after assembling on the partially etched metal sheet, and after encapsulating.
  • FIG. 5A shows the device after the first phase of mechanical grinding.
  • FIG. 5B shows the device after the second phase of mechanical grinding.
  • FIGS. 6 to 8B are schematic cross sections to illustrate method steps for another embodiment of to the invention.
  • FIG. 6 depicts a metal sheet after partial etching.
  • FIG. 7 illustrates semiconductor chips after assembling on the partially etched metal sheet, and after encapsulating.
  • FIG. 8A shows the device after the first phase of mechanical grinding.
  • FIG. 8B shows the device after the second phase of mechanical grinding.
  • FIG. 9 is a cross section showing schematically the grinding system used by the method of the invention.
    •  DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • FIGS. 1 and 2 are schematic cross sections of embodiments of the present invention. FIG. 1 shows a multichip device of the QFN (Quad Flat No-lead) or SON (Small Outline No-lead) family, generally designated 100, with two similar chips 101 and 102. It should be stressed, however, that the considerations about device 100 are equally valid, when device 100 contains only a single chip, or more than two chips; also, the considerations are equally valid, when the chips of a multichip device are dissimilar or belonging to different product families.
  • Using chip 101 as an example, FIG. 1 illustrates chip 101 having an active surface 101 a and a passive surface 101 b. The active surface 101 a includes contact pads suitable for affixing conductive connectors. In analogy, chip 102 has an active surface 102 a with contact pads, and a passive surface 102 b.
  • Device 100 in FIG. 1 further has a plurality of metal segments 110, 111, etc., which are separated from chips 101 and 102 by gaps, and by other gaps from each other. For instance, segment 110 is separated from chip 101 by gap 120. The segments have first and second surfaces; for example, segment 110 has first surface 110 a and second surface 110 b; and segment 111 has first surface 111 a and second surface 111 b. The second surfaces 110 b, 111 b, etc., are coplanar with the passive chip surface 101 b, and furthermore with passive chip surface 102 b and the second surfaces of all other segments. With other words, all chip passive surfaces and all segment second surfaces are in the same plane 130.
  • Conductive connectors are spanning from the chip contact pads to the first surface of the respective segment. In FIG. 1, the connectors are bond wires; for instance, one contact pad of chip 101 is shown connected to segment 110 by wire 140, and the other contact pad connected by wire 141 to segment 111.
  • Polymeric encapsulation compound 150, preferably an epoxy-based molding compound, covers the active chip surfaces 101 a and 102 a, the connectors 140, 141, etc., and the first segment surfaces 110 a, 111 a, etc. In addition, encapsulation compound 150 fills the gaps 120 etc. so that the compound forms surfaces 150 a, 150 b . . . 150 n coplanar with the passive chip surfaces 101 b and 102 b and the second segment surfaces 110 b, 111 b, etc. With other words, all chip passive surfaces, all segment second surfaces and the surfaces of the gap-filling compound are in the same pane 130.
  • Devices as depicted in FIG. 1 can be fabricated with very slim thickness 160. As an example, with segment thickness 160 a of 75 μm, wire span loop height 160 b of 75 μm, and encapsulation compound thickness 160 c over the wire span of 100 μm, the total device thickness 160 is only 250 μm. In this example, the thickness of the semiconductor chips may be 100 μm or even only 75 μm.
  • For many applications, it is preferred to provide the connection to external parts using solder reflow alloys. To this end, reflow material (for example, solder balls or solder paste) is attached to the second segments surfaces 110 b, 111 b, etc., and preferably also to the passive chip surfaces 101 b and 102 b. For other applications, the connection to external parts is accomplished by pressure contacts.
  • For some applications, it is advantageous to include at least one passive component inside of the encapsulation compound.
  • Another embodiment of the invention is illustrated in FIG. 2 as a multichip device of the QFN or SON type, generally designated 200. The embodiment is shown with two chips 201 and 202, which may be similar or different. It should be stressed, however, that the considerations about device 200 are equally valid, when device 200 contains only a single chip, or more than two chips. The active surfaces of chips 201 and 202 have contact pads.
  • Device 200 has a plurality of metal segments 210, 211, 212, etc., which are separated from each other by gaps. For instance, segment 210 is separated from segment 211 by gap 220. The segments have first and second surfaces; for example, segment 210 has first surface 210 a and second surface 210 b; and segment 211 has first surface 211 a and second surface 211 b. The second surfaces 210 b, 211 b, etc., are coplanar; all segment second surfaces are in the same plane 230.
  • The first segment surfaces are suitable for attaching semiconductor chips or conductive connectors. In the example of FIG. 2, the first surface 210 a of segment 210 is suitable for attaching a bond wire; the first surface 211 a of segment 211 has an area suitable for attaching the passive surface of semiconductor chip 201.
  • Conductive connectors are spanning from the chip contact pads to the first surface of the respective segment. In FIG. 2, the connectors are bond wires; for instance, one contact pad of chip 201 is shown connected to segment 210 by wire 240, and the other contact pad connected by wire 241 to segment 212.
  • Polymeric encapsulation compound 250, preferably an epoxy-based molding compound, covers the active chip surfaces, the connectors 240, 241, etc., and the first segment surfaces 210 a, 211 a, etc. In addition, encapsulation compound 250 fills the gaps 220 etc. so that the compound forms surfaces 250 a, 250 b . . . 250 n coplanar with the second segment surfaces 210 b, 211 b, etc. All segment second surfaces and the surfaces of the gap-filling compound are in the same pane 230.
  • Devices as depicted in FIG. 2 can be fabricated with slim thickness 260. As an example, with segment thickness 260 a of 100 μm, chip thickness 260 b of 100 μm, wire span loop height 260 c of 75 μm, and encapsulation compound thickness 260 d over the wire span of 100 μm, the total device thickness 260 is only 375 μm.
  • For many applications, it is preferred to provide the connection to external parts using solder reflow alloys. To this end, reflow material (for example, solder balls or solder paste) is attached to the second segments surfaces 210 b, 211 b, etc. For other applications, the connection to external parts is accomplished by pressure contacts.
  • For some applications, it is advantageous to include at least one passive component inside of the encapsulation compound.
  • Other embodiments of the present invention are methods for fabricating semiconductor devices. Specifically, FIGS. 3 to 5B illustrate steps of the fabrication process for devices of the structure displayed in FIG. 1, and FIGS. 6 to 8B depict steps of the fabrication process for devices of the structure displayed in FIG. 2. In both fabrication methods, a metal sheet is provided, which has first and second surfaces. Preferred sheet metals are copper or copper alloys; alternative metals include aluminum, iron-nickel alloys, and Kovar. The preferred metal sheet thickness is in the range from 100 to 300 μm; thinner sheets are possible, but not necessary, since the sheets will be thinned at end of the process by grinding (see below). The ductility in this thickness range provides the 5 to 15% elongation that facilitates the segment bending and forming operation needed for some of the finished devices (for instance, for surface mount devices).
  • Referring now to FIG. 3, selected portions of the first surface 301 a of sheet 301 are etched so that the etched portions become gaps with a certain depth 302 a and selected length 302 b and width (not shown in the cross section of FIG. 3) between un-etched metal segments 303. The depth, length and width of the gaps are predetermined to accommodate semiconductor chips, and the segments are predetermined (metallurgically suitable) for attaching metal connectors on first surface 301 a. The sheet portion left after the etch step acts as sort of “carrier” and includes the second surface 301 b of the sheet.
  • In the next process step, semiconductor chips with contact pads are provided; the number of required chips is determined by the final product (single chip or multi-chip device). Each chip is placed in a gap of suitable length and width, and attached to the etched metal sheet. FIG. 4 illustrates examples for chips 401, which fit easily in the length 302 b of the etched gaps. The thickness of chips 401 may be equal to, or smaller or larger than depth 302 a.
  • FIG. 4 also shows the next process step of interconnecting the chip contact pads with the respective segments 303 using conductive connectors 402. Preferred connectors are bond wires made of gold or gold alloy. In addition, FIG. 4 depicts the next process step of covering the first sheet surface 301 a, the assembled chips 401, and the connectors 402 with a polymeric compound 403, preferably an epoxy-based molding compound; actually, compound 403 covers the connectors 402 to a height 410 over the wire span to ensure complete protection. For many devices, the top surface 403 a of the encapsulation compound is preferably substantially planar and parallel to the second sheet surface 301 b. Furthermore, compound 403 is filling the remaining gaps. On the other hand, second sheet surface 301 b remains uncovered by the encapsulation compound.
  • FIGS. 5A and 5B illustrate the mechanical grinding step at two completion stages, FIG. 5A at an earlier completion stage and FIG. 5B at a later completion stage. For the grinding process (described in more detail in conjunction with FIG. 9), a rotating grinding wheel 501 is used similar to the wheel conventionally used in the silicon wafer back-grinding process. The grinding process attacks the second sheet surface 301 b (see FIG. 4) and continues to remove metal, until the sheet metal (the “carrier”) leftover from the etching step of FIG. 3 is removed and the certain depth 302 a of the gaps etched in FIG. 3 is reached. At this stage of the grinding step, the segments 303 become electrically isolated from each other and the passive surface of chips 401 becomes exposed. The grinding step creates a common planar device surface, where the passive surface of chips 401, the segments 303, and the compound-filled gaps are aligned in a common plane 530.
  • This stage of the grinding process is captured in FIG. 5A. It leaves the thickness 560 of the finished device at a value, which satisfies the specifications of many products. However, for other devices the grinding process may continue, see FIG. 5B, until a thinner predetermined thickness of the segments, the chips, and thus the overall device 561 is reached.
  • The device fabrication process may further include the step of attaching reflow metals, such as tin-based solders, to the segments and chips exposed at the planar device surface 530 to prepare for solder attachment of the device to external parts.
  • Referring now to the alternative process flow, FIG. 6 displays the metal sheet, after selected portions of the first sheet surface 601 a have been etched so that the etched portions become gaps with a certain depth 602 a and selected length 602 b and width (not shown in the cross section of FIG. 6) between un-etched metal segments 603 and 604. The segments 603 are predetermined (metallurgically suitable) for attaching metal connectors on first surface 601 a, and the segments 604 are predetermined (metallurgically suitable) for attaching semiconductor chips. The sheet portion left after the etch step acts as sort of “carrier” and includes the second surface 601 b of the sheet.
  • In the next process step, semiconductor chips with contact pads are provided; the number of required chips is determined by the final product (single chip or multi-chip device). Each chip is placed on a segment 604 of suitable length and width, and attached to the segment. FIG. 7 illustrates examples for chips 701 on segments 604. The thickness of chips 701 may be selected as required by the device type.
  • FIG. 7 also shows the next process step of interconnecting the chip contact pads with the respective segments 603 using conductive connectors 702. Preferred connectors are bond wires made of gold or gold alloy. In addition, FIG. 7 depicts the next process step of covering the first sheet surface 601 a, the assembled chips 701, and the connectors 702 with a polymeric compound 703, preferably an epoxy-based molding compound; actually, compound 703 covers the connectors 702 to a height 710 over the wire span to ensure complete protection. For many devices, the top surface 703 a of the encapsulation compound is preferably substantially planar and parallel to the second sheet surface 601 b. Furthermore, compound 703 is filling the gaps. On the other hand, second sheet surface 601 b remains uncovered by the encapsulation compound.
  • FIGS. 8A and 8B illustrate the mechanical grinding step at two completion stages, FIG. 8A at an earlier completion stage and FIG. 8B at a later completion stage. For the grinding process (described in more detail in conjunction with FIG. 9), a rotating grinding wheel 801 is used similar to the wheel conventionally used in the silicon wafer back-grinding process. The grinding process attacks the second sheet surface 601 b (see FIG. 7) and continues to remove metal, until the sheet metal (the “carrier”) is removed, which had remained from the etching step of FIG. 6, and the certain depth 602 a of the gaps etched in FIG. 6 is reached. At this stage of the grinding step, illustrated in FIG. 8A, the segments 603 and 604 become electrically isolated from each other.
  • The grinding step creates a common planar device surface, in which the segments 603 and 604 and the compound-filled gaps are aligned; in FIG. 8A, this common plane is designated 830.
  • The thickness 560 of the finished device as depicted in FIG. 8A satisfies the specifications of many products. However, for other devices the grinding process may continue, see FIG. 8B, until a thinner predetermined thickness 861 of the segments and the overall device is reached.
  • The device fabrication process may further include the step of attaching reflow metals, such as tin-based solders, to the segments exposed at the planar device surface 830 to prepare for solder attachment of the device to external parts.
  • FIG. 9 shows schematically components of the back-grinding system used for the mechanical grinding process according to the invention. In principle, the system is similar to the ones installed in semiconductor manufacturing for back-grinding silicon wafers. Suitable back-grinding machines are commercially available, for example, from the companies Disco, TSK, and Okamoto, all of Japan. A vacuum chuck table 901 has a laminated flat ring 902, which holds a dicing film 903. This film is similar to the support film commonly used for silicon wafer back-grinding and serves to stabilize the molded leadframe-to-be-ground 904 against package warpage.
  • The grinding process is performed by rotating grinding wheel 905 under running water and controlled pressure and rotation speeds, without grinding powder. As an example, when wheel type G240-V by the company Disco is selected, the spindle may rotate at 3000 rpm. The first grinding speed of 0.3 μm/s is reached with a first table speed of 300 rpm. It is followed by a second grinding speed of 0.2 μm/s.
  • While this invention has been described in reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. As an example, the invention applies to products using any type of semiconductor chip, discrete or integrated circuit, and the material of the semiconductor chip may comprise silicon, silicon germanium, gallium arsenide, or any other semiconductor or compound material used in integrated circuit manufacturing.
  • As another example, the invention applies to many semiconductor device types other than the example of an QFN/SON devices described, for instance surface mount devices, small outline devices, and leaded devices.
  • It is therefore intended that the appended claims encompass any such modifications or embodiment.

Claims (6)

1. A semiconductor device comprising:
a flat bottom surface;
a semiconductor chip having an active surface and a passive surface;
a plurality of metal segments surrounding the chip, each segment having a top and a bottom surface;
a gap between the chip and the metal segments filled with a polymeric compound;
the flat bottom surface including the bottom surfaces of the metal segments, the passive surface of the semiconductor chip, and the polymeric compound; and
the bottom surfaces of the metal segments having a ground texture.
2. The semiconductor device of claim 1, in which the passive surface of the semiconductor chip has a surface texture similar to the ground texture on the bottom surfaces of the metal segments.
3. The semiconductor device of claim 2, in which the polymeric compound on the bottom surface of the semiconductor device has a surface texture similar to the ground texture on the bottom surfaces of the metal segments.
4. The semiconductor of claim 1, in which the metal segments have sidewall surfaces with a surface texture of an etched surface.
5. The semiconductor of claim 4, in which the sidewall surfaces terminate at the bottom surface of the semiconductor device.
6. The semiconductor of claim 1, further comprising bond wires bridging the gap connecting the metal segments and the active surface of the semiconductor chip.
US12/793,537 2005-12-12 2010-06-03 Structure and Method for Thin Single or Multichip Semiconductor QFN Packages Abandoned US20100237511A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/793,537 US20100237511A1 (en) 2005-12-12 2010-06-03 Structure and Method for Thin Single or Multichip Semiconductor QFN Packages

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/299,594 US20070132075A1 (en) 2005-12-12 2005-12-12 Structure and method for thin single or multichip semiconductor QFN packages
US12/332,063 US7754528B2 (en) 2005-12-12 2008-12-10 Method for thin semiconductor packages
US12/793,537 US20100237511A1 (en) 2005-12-12 2010-06-03 Structure and Method for Thin Single or Multichip Semiconductor QFN Packages

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/332,063 Continuation US7754528B2 (en) 2005-12-12 2008-12-10 Method for thin semiconductor packages

Publications (1)

Publication Number Publication Date
US20100237511A1 true US20100237511A1 (en) 2010-09-23

Family

ID=38138462

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/299,594 Abandoned US20070132075A1 (en) 2005-12-12 2005-12-12 Structure and method for thin single or multichip semiconductor QFN packages
US12/332,063 Active US7754528B2 (en) 2005-12-12 2008-12-10 Method for thin semiconductor packages
US12/793,537 Abandoned US20100237511A1 (en) 2005-12-12 2010-06-03 Structure and Method for Thin Single or Multichip Semiconductor QFN Packages

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US11/299,594 Abandoned US20070132075A1 (en) 2005-12-12 2005-12-12 Structure and method for thin single or multichip semiconductor QFN packages
US12/332,063 Active US7754528B2 (en) 2005-12-12 2008-12-10 Method for thin semiconductor packages

Country Status (1)

Country Link
US (3) US20070132075A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11031332B2 (en) 2019-01-31 2021-06-08 Texas Instruments Incorporated Package panel processing with integrated ceramic isolation
US11183460B2 (en) 2018-09-17 2021-11-23 Texas Instruments Incorporated Embedded die packaging with integrated ceramic substrate

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7868432B2 (en) * 2006-02-13 2011-01-11 Fairchild Semiconductor Corporation Multi-chip module for battery power control
US7612435B2 (en) * 2007-12-21 2009-11-03 National Semiconductor Corporation Method of packaging integrated circuits
US8138027B2 (en) * 2008-03-07 2012-03-20 Stats Chippac, Ltd. Optical semiconductor device having pre-molded leadframe with window and method therefor
US7898083B2 (en) * 2008-12-17 2011-03-01 Texas Instruments Incorporated Method for low stress flip-chip assembly of fine-pitch semiconductor devices
EP2282360A1 (en) * 2009-08-06 2011-02-09 Nederlandse Organisatie voor toegepast -natuurwetenschappelijk onderzoek TNO Opto-electric device and method for manufacturing the same
CN102299083B (en) 2010-06-23 2015-11-25 飞思卡尔半导体公司 Thin semiconductor package and manufacture method thereof
US8779566B2 (en) 2011-08-15 2014-07-15 National Semiconductor Corporation Flexible routing for high current module application
US8822274B2 (en) 2012-10-04 2014-09-02 Texas Instruments Incorporated Packaged IC having printed dielectric adhesive on die pad
US10665475B2 (en) * 2014-06-11 2020-05-26 Texas Instruments Incorporated Quad flat no lead package and method of making
FR3073080B1 (en) * 2017-10-26 2021-01-08 St Microelectronics Srl INTEGRATED CIRCUIT IN QFN BOX

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040219719A1 (en) * 1995-11-08 2004-11-04 Fujitsu Limited Device having resin package and method of producing the same
US20050176171A1 (en) * 2002-04-10 2005-08-11 Yoshinori Miyaki Semiconductor device and its manufacturing method
US7402502B2 (en) * 2003-12-25 2008-07-22 Oki Electric Industry Co., Ltd. Method of manufacturing a semiconductor device by using a matrix frame
US20090258458A1 (en) * 2005-01-05 2009-10-15 Xiaotian Zhang DFN semiconductor package having reduced electrical resistance

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3420153B2 (en) * 2000-01-24 2003-06-23 Ｎｅｃエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
JP2002118222A (en) * 2000-10-10 2002-04-19 Rohm Co Ltd Semiconductor device
US7075186B1 (en) * 2000-10-13 2006-07-11 Bridge Semiconductor Corporation Semiconductor chip assembly with interlocked contact terminal
US6459148B1 (en) * 2000-11-13 2002-10-01 Walsin Advanced Electronics Ltd QFN semiconductor package
US6545347B2 (en) * 2001-03-06 2003-04-08 Asat, Limited Enhanced leadless chip carrier
US6545345B1 (en) * 2001-03-20 2003-04-08 Amkor Technology, Inc. Mounting for a package containing a chip
KR100369393B1 (en) * 2001-03-27 2003-02-05 앰코 테크놀로지 코리아 주식회사 Lead frame and semiconductor package using it and its manufacturing method
JP2003023134A (en) * 2001-07-09 2003-01-24 Hitachi Ltd Semiconductor device and its manufacturing method
KR100445072B1 (en) * 2001-07-19 2004-08-21 삼성전자주식회사 Bumped chip carrier package using lead frame and method for manufacturing the same
JP3638136B2 (en) * 2001-12-27 2005-04-13 株式会社三井ハイテック Lead frame and semiconductor device using the same
US6841414B1 (en) * 2002-06-19 2005-01-11 Amkor Technology, Inc. Saw and etch singulation method for a chip package
US6818973B1 (en) * 2002-09-09 2004-11-16 Amkor Technology, Inc. Exposed lead QFP package fabricated through the use of a partial saw process
US6930377B1 (en) * 2002-12-04 2005-08-16 National Semiconductor Corporation Using adhesive materials as insulation coatings for leadless lead frame semiconductor packages
JP2005026466A (en) * 2003-07-02 2005-01-27 Renesas Technology Corp Semiconductor device and lead frame
US7009286B1 (en) * 2004-01-15 2006-03-07 Asat Ltd. Thin leadless plastic chip carrier
JP3910598B2 (en) * 2004-03-04 2007-04-25 松下電器産業株式会社 Resin-sealed semiconductor device and manufacturing method thereof
US7154186B2 (en) * 2004-03-18 2006-12-26 Fairchild Semiconductor Corporation Multi-flip chip on lead frame on over molded IC package and method of assembly
US7169651B2 (en) * 2004-08-11 2007-01-30 Advanced Semiconductor Engineering, Inc. Process and lead frame for making leadless semiconductor packages
US7262491B2 (en) * 2005-09-06 2007-08-28 Advanced Interconnect Technologies Limited Die pad for semiconductor packages and methods of making and using same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040219719A1 (en) * 1995-11-08 2004-11-04 Fujitsu Limited Device having resin package and method of producing the same
US20050176171A1 (en) * 2002-04-10 2005-08-11 Yoshinori Miyaki Semiconductor device and its manufacturing method
US7402502B2 (en) * 2003-12-25 2008-07-22 Oki Electric Industry Co., Ltd. Method of manufacturing a semiconductor device by using a matrix frame
US20090258458A1 (en) * 2005-01-05 2009-10-15 Xiaotian Zhang DFN semiconductor package having reduced electrical resistance

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11183460B2 (en) 2018-09-17 2021-11-23 Texas Instruments Incorporated Embedded die packaging with integrated ceramic substrate
US12125799B2 (en) 2018-09-17 2024-10-22 Texas Instruments Incorporated Embedded die packaging with integrated ceramic substrate
US11031332B2 (en) 2019-01-31 2021-06-08 Texas Instruments Incorporated Package panel processing with integrated ceramic isolation
US11869839B2 (en) 2019-01-31 2024-01-09 Texas Instruments Incorporated Package panel processing with integrated ceramic isolation

Also Published As

Publication number Publication date
US7754528B2 (en) 2010-07-13
US20090087946A1 (en) 2009-04-02
US20070132075A1 (en) 2007-06-14

Similar Documents

Publication Publication Date Title
US7754528B2 (en) Method for thin semiconductor packages
US8836101B2 (en) Multi-chip semiconductor packages and assembly thereof
US6499213B2 (en) Assembling a stacked die package
US6545347B2 (en) Enhanced leadless chip carrier
US8138026B2 (en) Low cost lead-free preplated leadframe having improved adhesion and solderability
US9263375B2 (en) System, method and apparatus for leadless surface mounted semiconductor package
US7378298B2 (en) Method of making stacked die package
US20100148357A1 (en) Method of packaging integrated circuit dies with thermal dissipation capability
US8319323B2 (en) Electronic package having down-set leads and method
US20080012101A1 (en) Semiconductor Package Having Improved Adhesion and Solderability
US20170309554A1 (en) Method of forming a semiconductor package with conductive interconnect frame and structure
US20060231932A1 (en) Electrical package structure including chip with polymer thereon
US6440779B1 (en) Semiconductor package based on window pad type of leadframe and method of fabricating the same
US20030057529A1 (en) Package for a discrete device and manufacturing method of the same
US7075174B2 (en) Semiconductor packaging techniques for use with non-ceramic packages
WO2008114094A1 (en) Thin profile packaging with exposed die attach adhesive
KR100891649B1 (en) Method of manufacturing semiconductor package
US20230187327A1 (en) Leadless semiconductor package with internal gull wing lead structures
US12125780B2 (en) Extendable inner lead for leaded package
WO2004100255A1 (en) Method of making a low profile packaged semiconductor device
US20020175400A1 (en) Semiconductor device and method of formation
KR20020065733A (en) Semiconductor package and method for the same

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION