US20100206841A2 - Method for etching metal nitride with high selectivity to other materials - Google Patents

Method for etching metal nitride with high selectivity to other materials Download PDF

Info

Publication number
US20100206841A2
US20100206841A2 US11/832,382 US83238207A US2010206841A2 US 20100206841 A2 US20100206841 A2 US 20100206841A2 US 83238207 A US83238207 A US 83238207A US 2010206841 A2 US2010206841 A2 US 2010206841A2
Authority
US
United States
Prior art keywords
substrate
introducing
approximately
nitride layer
plasma
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11/832,382
Other versions
US20090032495A1 (en
US8282844B2 (en
Inventor
Akiteru Ko
Hiroyuki Takahashi
Masayuki Sawataishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Priority to US11/832,382 priority Critical patent/US8282844B2/en
Assigned to TOKYO ELECTRON LIMITED reassignment TOKYO ELECTRON LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TAKAHASHI, HIROYUKI, KO, AKITERU, SAWATAISHI, MASAYUKI
Priority to PCT/US2008/070920 priority patent/WO2009018057A1/en
Priority to TW097129290A priority patent/TWI423324B/en
Publication of US20090032495A1 publication Critical patent/US20090032495A1/en
Publication of US20100206841A2 publication Critical patent/US20100206841A2/en
Application granted granted Critical
Publication of US8282844B2 publication Critical patent/US8282844B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67063Apparatus for fluid treatment for etching
    • H01L21/67069Apparatus for fluid treatment for etching for drying etching

Definitions

  • the present invention relates to a method and system for etching a metal nitride layer on a substrate using a dry plasma process.
  • high-permittivity dielectric materials also referred to herein as “high-k” materials.
  • Dielectric materials featuring a dielectric constant greater than that of SiO 2 (k ⁇ 3.9) are commonly referred to as high-k materials.
  • high-k materials may refer to dielectric materials that are deposited onto substrates (e.g., HfO 2 , ZrO 2 ) rather than grown on the surface of the substrate (e.g. SiO 2 , SiN x O y ).
  • High-k materials may incorporate metallic silicates or oxides (e.g., Ta 2 O 5 (k ⁇ 26), TiO 2 (k ⁇ 80), ZrO 2 (k ⁇ 25), Al 2 O 3 (k ⁇ 9), HfSiO, HfO 2 (k ⁇ 25 )).
  • metallic silicates or oxides e.g., Ta 2 O 5 (k ⁇ 26), TiO 2 (k ⁇ 80), ZrO 2 (k ⁇ 25), Al 2 O 3 (k ⁇ 9), HfSiO, HfO 2 (k ⁇ 25 )
  • FEOL front-end-of-line
  • a thin layer such as a metal nitride
  • metal nitride a thin layer between the high-k layer and the polysilicon layer which may act as a barrier layer.
  • This material must be etched while minimizing damage to the gate structure, etc.
  • metal nitrides are contemplated for use in metal gates, and must be etched while minimizing damage to the underlying structure.
  • semiconductor processing for etching a metal containing layer.
  • One example includes etching portions of a metal containing barrier layer in a contact or via during metallization processes for back-end-of-line (BEOL) operations
  • BEOL back-end-of-line
  • Another example includes etching portions of metal containing layers in capacitors for DRAM production.
  • the present invention relates to a method and system for etching a metal nitride layer on a substrate.
  • the method comprises using a process composition having a halogen-containing gas and a hydrocarbon gas having the chemical formula C x H y , where x and y are equal to unity or greater.
  • a method of etching a metal containing layer on a substrate is provided.
  • the substrate having a metal nitride layer is disposed in a plasma processing system, wherein a mask layer defining a pattern therein overlies the metal nitride layer.
  • the temperature of the substrate is elevated above approximately 30 degrees C.
  • a process composition comprising a halogen-containing gas and a hydrocarbon gas is introduced to the plasma processing system.
  • the hydrocarbon gas comprises the chemical formula C x H y , where x and y are equal to unity or greater Plasma is formed from the process composition in the plasma processing system.
  • the substrate is exposed to the plasma in order to etch the pattern into the metal nitride layer.
  • FIGS. 1A, 1B , and 1 C illustrate a schematic representation of a procedure for pattern etching a film stack according to an embodiment
  • FIG. 2 shows a simplified schematic diagram of a plasma processing system according to an embodiment
  • FIG. 3 shows a schematic diagram of a plasma processing system according to another embodiment
  • FIG. 4 shows a schematic diagram of a plasma processing system according to another embodiment
  • FIG. 5 shows a schematic diagram of a plasma processing system according to another embodiment
  • FIG. 6 shows a schematic diagram of a plasma processing system according to another embodiment
  • FIG. 7 shows a schematic diagram of a plasma processing system according to another embodiment
  • FIG. 8 illustrates exemplary process data for etching a metal nitride layer
  • FIG. 9 presents a method of etching a metal nitride layer on a substrate in a plasma processing system according to an embodiment.
  • pattern etching can comprise the application of a thin layer of light-sensitive material, such as photo-resist, to an upper surface of a substrate that is subsequently patterned in order to provide a mask for transferring this pattern to the underlying thin film on a substrate during etching.
  • the patterning of the light-sensitive material generally involves exposure of the light-sensitive material to a geometric pattern of electro-magnetic (EM) radiation using, for example, a micro-lithography system, followed by the removal of the irradiated regions of the light-sensitive material (as in the case of positive photo-resist), or non-irradiated regions (as in the case of negative resist) using a developing solvent.
  • EM electro-magnetic
  • a dry plasma etching process can be utilized, wherein plasma is formed from a process gas by coupling electro-magnetic (EM) energy, such as radio frequency (RF) power, to the process gas in order to heat electrons and cause subsequent ionization and dissociation of the atomic and/or molecular composition of the process gas.
  • EM electro-magnetic
  • RF radio frequency
  • a film stack 100 comprising a plurality of layers 120 through 170 formed on a substrate 110 is illustrated.
  • the film stack 100 may, for example, include a polycrystalline silicon (polysilicon, or poly-Si) gate stack having a polysilicon layer 150 , a metal-containing layer 140 , and a high dielectric constant (high-k) dielectric layer 130 as the gate dielectric or part of the gate dielectric.
  • film stack 100 may, for example, include a tungsten-containing layer 150 , a metal-containing layer 140 , and a high dielectric constant (high-k) dielectric layer 130 as the gate dielectric or part of the gate dielectric.
  • the metal-containing layer 140 can, for example, be part of a poly-Si gate electrode.
  • the metal-containing layer 140 may be several hundred Angstroms ( ⁇ ) thick, for instance, about 100 ⁇ thick, and it may comprise a metal nitride.
  • metal-containing layer 140 can contain titanium nitride (TiN), titanium silicon nitride, titanium aluminum nitride, tantalum nitride, tantalum silicon nitride, hafnium nitride, hafnium silicon nitride, or aluminum nitride.
  • TiN titanium nitride
  • TiN titanium nitride
  • titanium silicon nitride titanium aluminum nitride
  • tantalum nitride tantalum silicon nitride
  • hafnium nitride hafnium silicon nitride
  • aluminum nitride aluminum nitride.
  • the metal-containing layer 140 in the gate electrode can replace
  • the gate dielectric may further include an interfacial layer 120 , such as a thin layer of silicon dioxide (SiO 2 ) between the high-k layer and the substrate.
  • the high-k dielectric layer 130 may, for example, comprise a hafnium containing layer, such as a hafnium oxide layer (e.g., HfO 2 ) or hafnium silicate layer (e.g., HfSiO) Additionally, for example, the high-k dielectric layer 130 may incorporate metallic silicates or oxides (e.g., Ta 2 O 5 (k ⁇ 26), TiO 2 (k ⁇ 80), ZrO 2 (k ⁇ 25), Al 2 O 3 (k ⁇ 9), HfSiO, HfO 2 (k ⁇ 25)).
  • metallic silicates or oxides e.g., Ta 2 O 5 (k ⁇ 26), TiO 2 (k ⁇ 80), ZrO 2 (k ⁇ 25), Al 2 O 3 (k ⁇ 9), HfSiO,
  • the high-k dielectric layer 130 may include mixed rare earth oxides, mixed rare earth aluminates, mixed rare earth nitrides, mixed rare earth aluminum nitrides, mixed rare earth oxynitrides, or mixed rare earth aluminum oxynitrides.
  • the film stack 100 further comprises a patterned mask layer 180 , such as a layer of photo-resist having a pattern formed therein using a photo-lithographic process. Additionally, for example, the film stack 100 may include an anti-reflective coating (ARC) layer 170 for use in patterning the mask layer 180 , and one or more hard mask layers 160 , such as a silicon dioxide (SiO 2 ) hard mask for dry etching the polysilicon layer 150 .
  • ARC anti-reflective coating
  • SiO 2 silicon dioxide
  • the series of etching processes for transferring the pattern to the underlying stack of films is selected to preserve the integrity of the pattern being transferred, e.g., critical dimensions, etc., as well as minimize damage to those layers which are utilized in the electronic device being fabricated.
  • One etch process includes the transfer of the pattern to the metal-containing layer 140 without damaging, for example, the poly-Si layer 150 or the underlying high-k layer 130 or other layers on the substrate, including silicon dioxide layers.
  • the pattern etching process for transferring a pattern into metal-containing layer 140 comprises introducing a process composition having a halogen-containing gas and a hydrocarbon gas having the chemical formula C x H y , where x and y are equal to unity or greater.
  • the halogen-containing gas can include Cl 2 , HBr, or BCl 3 , or a combination of two or more thereof.
  • the hydrocarbon gas can include CH 4 , C 2 H 4 , C 2 H 2 , C 2 H 6 , C 3 H 4 , C 3 H 6 , C 3 H 8 , C 4 H 6 , C 4 H 8 , C 4 H 10 , C 5 H 8 , C 5 H 10 , C 6 H 6 , C 6 H 10 , or C 6 H 12 , or a combination of two or more thereof.
  • the process composition can further include an inert gas, such as a noble gas (e.g., He, Ne, Ar, Kr, Xe).
  • Another etch process includes the transfer of the pattern to the high-k dielectric film 130 without dam aging, for example, the poly-Si layer 150 or the underlying SiO 2 interfacial layer 120 or both.
  • Conventional processes for etching a hafnium containing high-k layer include using HBr/Cl 2 -based process chemistries. However, these etch chemistries are known to etch the poly-Si layer 150 and the underlying SiO 2 interfacial layer 120 .
  • the inventors when using a HBr/Cl 2 -based process chemistry, the inventors have observed an etch selectivity between HfO 2 and poly-Si larger than 10, yet they have observed an etch selectivity between HfO 2 and SiO 2 ranging only from 1.5 to 2.5.
  • the pattern etching process for transferring a pattern into high-k dielectric layer 130 comprises introducing a process composition comprising BCl 3 and an additive gas.
  • the additive gas is expected to serve as a passivation gas, whereby the additive gas provides passivation of surfaces where etching is undesirable.
  • the pattern etching process can provide improvements in the etch selectivity between HfO 2 and those materials where etching is not intended such as poly-Si and SiO 2 , for example.
  • the additive gas can comprise an oxygen containing gas, a nitrogen containing gas, or a hydrocarbon gas (characterized by C x H y , wherein x and y are integers greater than or equal to unity), or a combination of two or more thereof.
  • the oxygen containing gas can comprise O 2 , NO, NO 2 , N 2 O, CO, or CO 2 , or a combination of two or more thereof.
  • the nitrogen containing gas can comprise N 2 , or NH 3 , or a combination of two or more thereof.
  • the hydrocarbon gas can comprise C 2 H 4 , CH 4 , C 2 H 2 , C 2 H 6 , C 3 H 4 , C 3 H 6 , C 3 H 8 , C 4 H 6 , C 4 H 8 , C 4 H 10 , C 5 H 8 , C 5 H 10 , C 6 H 6 , C 6 H 10 , or C 6 H 12 , or two or more thereof.
  • the process composition can further include an inert gas, such as a noble gas (e.g., He, Ne, Ar, Kr, Xe). Additional details are provided in pending U.S. patent application Ser. No. 11/518,890, entitled “METHOD AND SYSTEM FOR DRY ETCHING A HAFNIUM CONTAINING LAYER”, filed on Sep. 12, 2006; the contents of which are incorporated herein by reference in their entirety.
  • a plasma processing system 1 is depicted in FIG. 2 comprising a plasma processing chamber 10 , an optional diagnostic system 12 coupled to the plasma processing chamber 10 , and a controller 14 coupled to the optional diagnostic system 12 and the plasma processing chamber 10 .
  • the controller 14 is configured to execute a process recipe comprising at least one step configured to etch a metal nitride layer using plasma formed from the introduction of a process composition having a halogen-containing gas and a hydrocarbon gas having the chemical formula C x H y , where x and y are equal to unity or greater, as described above.
  • controller 14 is optionally configured to receive at least one endpoint signal from the diagnostic system 12 and to post-process the at least one endpoint signal in order to accurately determine an endpoint for the process. Alternatively, controller 14 utilizes a pre-determined time to set the endpoint of the process.
  • plasma processing system 1 depicted in FIG. 2 , utilizes plasma for material processing Plasma processing system 1 can comprise an etch chamber.
  • FIG. 3 illustrates a plasma processing system according to another embodiment.
  • Plasma processing system 1 a comprises a plasma processing chamber 10 , substrate holder 20 , upon which a substrate 25 to be processed is affixed, and vacuum pumping system 30 .
  • Substrate 25 can be a semiconductor substrate, a wafer or a liquid crystal display.
  • Plasma processing chamber 10 can be configured to facilitate the generation of plasma in processing region 15 adjacent a surface of substrate 25 .
  • An ionizable gas or mixture of gases is introduced via a gas injection system (not shown) and the process pressure is adjusted.
  • a control mechanism (not shown) can be used to throttle the vacuum pumping system 30 .
  • Plasma can be utilized to create materials specific to a predetermined materials process, and/or to aid the removal of material from the exposed surfaces of substrate 25 .
  • the plasma processing system 1 a can be configured to process a substrate of any size, such as 200 mm substrates, 300 mm substrates, or larger.
  • Substrate 25 can be affixed to the substrate holder 20 via an electrostatic clamping system.
  • substrate holder 20 can further include a temperature control system for controlling the temperature of substrate 25 during various etching processes.
  • the temperature control system comprises a heating system configured to elevate the temperature of substrate 25 to approximately 30 degrees C. or greater.
  • the temperature control system comprises a heating system configured to elevate the temperature of substrate 25 to approximately 50 degrees C. or greater.
  • the temperature control system comprises a heating system configured to elevate the temperature of substrate 25 to approximately 75 degrees C. or greater.
  • the temperature control system comprises a heating system configured to elevate the temperature of substrate 25 to approximately 100 degrees C. or greater.
  • the temperature control system comprises a heating system configured to elevate the temperature of substrate 25 to approximately 200 degrees C. or greater.
  • the substrate temperature may range from approximately 50 degrees C. to approximately 250 degrees, and can range from approximately 50 degrees C. to approximately 100 degrees C.
  • the temperature control system comprises a heating system configured to elevate the temperature of substrate 25 to approximately 100 degrees C. or less. Further yet for example, during an etching process for etching a SiO 2 layer, the temperature control system comprises a cooling system configured to reduce or maintain the temperature of substrate 25 at approximately 20 to 30 degrees C.
  • the substrate holder 20 can comprise a temperature control system having a cooling system or a heating system or both.
  • the cooling system or heating system can include are circulating fluid flow that receives heat from substrate holder 20 and transfers heat to a heat exchanger system (not shown) when cooling, or transfers heat from the heat exchanger system to the fluid flow when heating.
  • the cooling system or heating system may comprise heating/cooling elements, such as resistive heating elements, or thermo-electric heaters/coolers located within the substrate holder 20
  • the substrate holder 20 can facilitate the delivery of heat transfer gas to the back-side of substrate 25 via a backside gas supply system to improve the gas-gap thermal conductance between substrate 25 and substrate holder 20 .
  • a backside gas supply system can be utilized when temperature control of the substrate is required at elevated or reduced temperatures.
  • the backside gas system can comprise a two-zone gas distribution system, wherein the backside gas (e.g., helium) pressure can be independently varied between the center and the edge of substrate 25
  • heating/cooling elements such as resistive heating elements, or thermo-electric heaters/coolers can be included in the chamber wall of the plasma processing chamber 10 and any other component within the plasma processing system 1 a.
  • substrate holder 20 can comprise an electrode through which RF power is coupled to the processing plasma in process space 15 .
  • substrate holder 20 can be electrically biased at a RF voltage via the transmission of RF power from a RF generator 40 through an optional impedance match network 42 to substrate holder 20 .
  • the RF bias can serve to heat electrons to form and maintain plasma, or affect the ion energy distribution function within the sheath, or both,
  • the system can operate as a reactive ion etch (RIE) reactor, wherein the chamber can serve as ground surfaces.
  • RIE reactive ion etch
  • a typical frequency for the RF bias can range from 0.1 M Hz to 100 MHz.
  • RF systems for plasma processing are well known to those skilled in the art.
  • impedance match network 42 serves to improve the transfer of RF power to plasma in plasma processing chamber 10 by reducing the reflected power.
  • Match network topologies e.g. L-type, ⁇ -type, T-type, etc.
  • automatic control methods are well known to those skilled in the art.
  • plasma processing system 1 a optionally comprises a direct current (DC) power supply 50 coupled to an upper electrode 52 opposing substrate 25 .
  • the upper electrode 52 may comprise an electrode plate.
  • the electrode plate may comprise a silicon-containing electrode plate.
  • the electrode plate may comprise a doped silicon electrode plate.
  • the DC power supply can include a variable DC power supply.
  • the DC power supply can include a bipolar DC power supply.
  • the DC power supply 50 can further include a system configured to perform monitoring adjusting, or controlling the polarity, current, voltage, or on/off state of the DC power supply 50 or any combination thereof. Once plasma is formed, the DC power supply 50 facilitates the formation of a ballistic electron beam.
  • An electrical filter may be utilized to decouple RF power from the DC power supply 50 .
  • the DC voltage applied to electrode 52 by DC power supply 50 may range from approximately ⁇ 2000 volts (V) to approximately 1000 V.
  • the absolute value of the DC voltage has a value equal to or greater than approximately 100 V, and more desirably, the absolute value of the DC voltage has a value equal to or greater than approximately 500 V.
  • the DC voltage has a negative polarity.
  • the DC voltage is a negative voltage having an absolute value greater than the self-bias voltage generated on a surface of the upper electrode 52 .
  • the surface of the upper electrode 52 facing the substrate holder 20 may be comprised of a silicon-containing material.
  • Vacuum pump system 30 can include a turbo-molecular vacuum pump (TMP) capable of a pumping speed up to 5000 liters per second (and greater) and a gate valve for throttling the chamber pressure.
  • TMP turbo-molecular vacuum pump
  • a 1000 to 3000 liter per second TMP can be employed.
  • TMPs can be used for low pressure processing, typically less than approximately 50 mTorr.
  • a mechanical booster pump and dry roughing pump can be used.
  • a device for monitoring chamber pressure (not shown) can be coupled to the plasma processing chamber 10 .
  • the pressure measuring device can be, for example, a Type 628B Baratron absolute capacitance manometer commercially available from MKS Instruments, Inc. (Andover, Mass.).
  • plasma processing system 1 a further comprises a controller 90 that comprises a microprocessor, memory, and a digital I/O port capable of generating control voltages sufficient to communicate and activate inputs to plasma processing system 1 a as well as monitor outputs from plasma processing system 1 a .
  • controller 90 can be coupled to and can exchange information with RF generator 40 , impedance match network 42 , optional DC power supply 50 , the gas injection system (not shown), vacuum pumping system 30 , as well as the backside gas delivery system (not shown), the substrate/substrate holder temperature control system (not shown), and/or the electrostatic clamping system (not shown).
  • a program stored in the memory can be utilized to activate the inputs to the aforementioned components of plasma processing system 1 a according to a process recipe in order to perform the method of etching a thin film.
  • controller 90 is a DELL PRECISION WORKSTATION 610TM, available from Dell Corporation, Austin, Tex.
  • Controller 90 may be locally located relative to the plasma processing system 1 a , or it may be remotely located relative to the plasma processing system 1 a via an internet or intranet. Thus, controller 90 can exchange data with the plasma processing system 1 a using at least one of a direct connection, an intranet, or the internet. Controller 90 may be coupled to an intranet at a customer site (i.e., a device maker, etc.), or coupled to an intranet at a vendor site (i.e., an equipment manufacturer). Furthermore, another computer (i.e., controller, server, etc.) can access controller 90 to exchange data via at least one of a direct connection, an intranet, or the internet.
  • a customer site i.e., a device maker, etc.
  • a vendor site i.e., an equipment manufacturer
  • another computer i.e., controller, server, etc.
  • controller 90 can access controller 90 to exchange data via at least one of a direct connection, an intranet, or the internet.
  • the plasma processing system 1 b can be similar to the embodiment of FIG. 2 or 3 and further comprise either a stationary, or mechanically or electrically rotating magnetic field system 60 , in order to potentially increase plasma density and/or improve plasma processing uniformity.
  • controller 90 can be coupled to magnetic field system 60 in order to regulate the speed of rotation and field strength.
  • the design and implementation of a rotating magnetic field is well known to those skilled in the art.
  • the plasma processing system 1 c can be similar to the embodiment of FIG. 2 or FIG. 3 , and can further comprise an RF generator 70 configured to couple RF power to upper electrode 52 through an optional impedance match network 72 .
  • a typical frequency for the application of RF power to upper electrode 52 can range from about 0.1 MHz to about 200 MHz.
  • a typical frequency for the application of power to the substrate holder 20 (or lower electrode) can range from about 0.1 MHz to about 100 MHz.
  • the RF frequency coupled to the upper electrode 52 can be relatively higher than the RF frequency coupled to the substrate holder 20 .
  • the RF power to the upper electrode 52 from RF generator 70 can be amplitude modulated, or the RF power to the substrate holder 20 from RF generator 40 can be amplitude modulated, or both RF powers can be amplitude modulated.
  • the RF power at the higher RF frequency is amplitude modulated.
  • controller 90 is coupled to RF generator 70 and impedance match network 72 in order to control the application of RF power to upper electrode 70 .
  • the design and implementation of an upper electrode is well known to those skilled in the art.
  • the optional DC power supply 50 may be directly coupled to upper electrode 52 , or it may be coupled to the RF transmission line extending from an output end of impedance match network 72 to upper electrode 52 .
  • An electrical filter may be utilized to de-couple RF power from DC power supply 50 .
  • the plasma processing system 1 d can, for example, be similar to the embodiments of FIGS. 2, 3 and 4 , and can further comprise an inductive coil 80 to which RF power is coupled via RF generator 82 through an optional impedance match network 84 .
  • RF power is inductively coupled from inductive coil 80 through a dielectric window (not shown) to plasma processing region 15 .
  • a typical frequency for the application of RF power to the inductive coil 80 can range from about 10 MHz to about 100 MHz.
  • a typical frequency for the application of power to the substrate holder 20 (or lower electrode) can range from about 0.1 MHz to about 100 MHz.
  • inductive coil 80 can be a “spiral” coil or “pancake” coil in communication with the plasma processing region 15 from above as in a transformer coupled plasma (TCP) reactor.
  • ICP inductively coupled plasma
  • TCP transformer coupled plasma
  • the plasma can be formed using electron cyclotron resonance (ECR).
  • ECR electron cyclotron resonance
  • the plasma is formed from the launching of a Helicon wave.
  • the plasma is formed from a propagating surface wave.
  • the plasma processing system 1 e can, for example, be similar to the embodiments of FIGS. 3, 4 and 5 , and can further comprise a second RF generator 44 configured to couple RF power to substrate holder 20 through another optional impedance match network 46 .
  • a typical frequency for the application of RF power to substrate holder 20 can range from about 0.1 MHz to about 200 MHz for either the first RF generator 40 or the second RF generator 44 or both.
  • the RF frequency for the second RF generator 44 can be relatively greater than the RF frequency for the first RF generator 44 .
  • the RF power to the substrate holder 20 from RF generator 40 can be amplitude modulated, or the RF power to the substrate holder 20 from RF generator 44 can be amplitude modulated, or both RF powers can be amplitude modulated.
  • the RF power at the higher RF frequency is amplitude modulated.
  • controller 90 is coupled to the second RF generator 44 and impedance match network 46 in order to control the application of RF power to substrate holder 20 .
  • the design and implementation of an RF system for a substrate holder is well known to those skilled in the art.
  • the plasma processing device can comprise various elements, such as described in FIGS. 2 through 7 , and combinations thereof.
  • the method of etching a metal nitride layer comprises using a process composition having a halogen-containing gas and a hydrocarbon-containing gas having the chemical formula C x H y , where x and y are equal to unity or greater.
  • the halogen-containing gas can include, for example, Cl 2 , HBr, or BCl 3 , or a combination of two or more thereof.
  • the hydrocarbon-containing gas can include CH 4 , C 2 H 4 , C 2 H 2 , C 2 H 6 , C 3 H 4 , C 3 H 6 , C 3 H 8 , C 4 H 6 , C 4 H 8 , C 4 H 10 , C 5 H 8 , C 5 H 10 , C 6 H 6 , C 6 H 10 , or C 6 H 12 , or a combination of two or more thereof.
  • the process composition can further include an inert gas, such as a noble gas (e.g., He, Ne, Ar, Kr, Xe).
  • a process parameter space can comprise a chamber pressure of about 5 to about 1000 mTorr, a halogen containing gas process gas flow rate ranging from about 1 to about 500 sccm, a hydrocarbon (C x H y ) process gas flow rate ranging from about 1 to about 500 sccm, an optional inert process gas flow rate ranging from about 0 to about 500 sccm, an upper electrode (UEL) (e.g., element 52 in FIG. 5 ) RF bias ranging from about 0 to about 2000 W, and a lower electrode (LEL) (e.g., element 20 in FIG. 5 ) RF bias ranging from about 10 to about 1000 W.
  • UEL upper electrode
  • LEL lower electrode
  • the upper electrode bias frequency can range from about 0.1 MHz to about 200 MHz, e.g., about 60 MHz.
  • the lower electrode bias frequency can range from about 0.1 MHz to about 1000 MHz, e.g., about 2 MHz.
  • FIG. 8 illustrates the dependence of the etch rate of titanium nitride (solid squares) and the etch rate of silicon dioxide (solid diamonds) on the amount of Cl 2 relative to the total flow rate excluding argon (i.e., flow rate of Cl 2 and flow rate of CH 4 ).
  • the total flow rate is held constant, while the fractional amount of Cl 2 is varied.
  • the etch selectivity is infinite (since the etch rate of silicon dioxide is less than zero, i.e., deposition condition) while the etch rate for titanium nitride is positive.
  • the fractional amount of Cl 2 increases within approximately this range, the etch rate of titanium nitride increases.
  • the remaining process conditions for FIG. 8 are held constant, as follows: the upper electrode (UEL) RF power (watts, W) is approximately 200 W, the lower electrode (LEL) RF power (W) is approximately 50 W, the pressure (p; millitorr, mTorr) is approximately 10 mTorr, the substrate temperature (T, ° C.) is approximately 75° C.
  • UEL temperature e.g., electrode 52 in FIG. 5
  • chamber wall temperature is approximately 60 degrees C.
  • FIG. 9 presents a flow chart of a method of etching a metal nitride layer on a substrate in a plasma processing system according to another embodiment.
  • Procedure 400 begins in 410 with disposing a substrate having a metal nitride layer thereon in a plasma processing system.
  • the metal nitride layer can, for example, include a titanium nitride layer.
  • the plasma processing system may, for example, comprise any of the systems described in FIGS. 2 through 7 , or combinations thereof.
  • the temperature of the substrate is elevated to the process temperature.
  • the temperature of the substrate can be elevated to a temperature of approximately 30 degrees C. or greater.
  • the temperature of the substrate can be elevated to a temperature of approximately 50 degrees C. or greater.
  • the temperature of the substrate can be elevated to a temperature of approximately 75 degrees C. or greater.
  • the temperature of the substrate can be elevated to a temperature of approximately 100 degrees C. or greater, or even 200 degrees C. or greater.
  • the substrate temperature may range from approximately 50 degrees C. to approximately 250 degrees, and can range from approximately 50 degrees C. to approximately 100 degrees C.
  • a process composition comprising a halogen-containing gas and a hydrocarbon-containing gas having the chemical formula C x H y , where x and y are equal to unity or greater is introduced to the plasma processing system.
  • the halogen-containing gas can include Cl 2 , HBr, or BCl 3 , or a combination of two or more thereof.
  • the hydrocarbon-containing gas can include CH 4 , C 2 H 4 , C 2 H 2 , C 2 H 6 , C 3 H 4 , C 3 H 6 , C 3 H 8 , C 4 H 6 , C 4 H 8 , C 4 H 10 , C 5 H 8 , C 5 H 10 , C 6 H 6 , C 6 H 10 , or C 6 H 12 , or a combination of two or more thereof.
  • the process composition can further include an inert gas, such as a noble gas (e.g., He, Ne, Ar, Kr, Xe).
  • plasma is formed in the plasma processing system from the process composition.
  • the substrate comprising the metal nitride layer is exposed to the plasma formed in 440 in order to pattern etch the metal nitride layer.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Plasma & Fusion (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

A method and system of etching a metal nitride, such as titanium nitride is described. The etching process comprises introducing a process composition having a halogen containing gas, such as Cl2, HBr, or BCl3, and a hydrocarbon gas having the chemical formula CxHy, where x and y are equal to unity or greater.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is related to pending U.S. patent application Ser. No. 11/690,256, entitled “Method and system for dry etching a metal nitride” Attorney docket no. 313530-P0043, filed on Mar. 23, 2007. The entire content of this application is herein incorporated by reference in its entirety.
  • BACKGROUND OF THE INVENTION
  • 1. Field of Invention
  • The present invention relates to a method and system for etching a metal nitride layer on a substrate using a dry plasma process.
  • 2. Description of Related Art
  • As the size of semiconductor devices is reduced, process development and integration issues are key challenges for new gate stack materials including high-permittivity dielectric materials (also referred to herein as “high-k” materials). Dielectric materials featuring a dielectric constant greater than that of SiO2 (k˜3.9) are commonly referred to as high-k materials. In addition, high-k materials may refer to dielectric materials that are deposited onto substrates (e.g., HfO2, ZrO2) rather than grown on the surface of the substrate (e.g. SiO2, SiNxOy). High-k materials may incorporate metallic silicates or oxides (e.g., Ta2O5 (k˜26), TiO2 (k˜80), ZrO2 (k˜25), Al2O3 (k˜9), HfSiO, HfO2 (k˜25)). For front-end-of-line (FEOL) operations, in the near future, these high-k materials are contemplated for integration with polycrystalline silicon (polysilicon) gate structures and, in the longer term, they are contemplated for use with metal gates. However, the integration of high-k materials with polysilicon gate structures generally requires the insertion of a thin layer, such as a metal nitride, between the high-k layer and the polysilicon layer which may act as a barrier layer. This material must be etched while minimizing damage to the gate structure, etc. Furthermore, metal nitrides are contemplated for use in metal gates, and must be etched while minimizing damage to the underlying structure. Of course, many other needs exist in semiconductor processing for etching a metal containing layer. One example includes etching portions of a metal containing barrier layer in a contact or via during metallization processes for back-end-of-line (BEOL) operations Another example includes etching portions of metal containing layers in capacitors for DRAM production.
  • SUMMARY OF THE INVENTION
  • The present invention relates to a method and system for etching a metal nitride layer on a substrate. The method comprises using a process composition having a halogen-containing gas and a hydrocarbon gas having the chemical formula CxHy, where x and y are equal to unity or greater.
  • According to one embodiment, a method of etching a metal containing layer on a substrate is provided. The substrate having a metal nitride layer is disposed in a plasma processing system, wherein a mask layer defining a pattern therein overlies the metal nitride layer. The temperature of the substrate is elevated above approximately 30 degrees C. A process composition comprising a halogen-containing gas and a hydrocarbon gas is introduced to the plasma processing system. The hydrocarbon gas comprises the chemical formula CxHy, where x and y are equal to unity or greater Plasma is formed from the process composition in the plasma processing system. The substrate is exposed to the plasma in order to etch the pattern into the metal nitride layer.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • In the accompanying drawings
  • FIGS. 1A, 1B, and 1C illustrate a schematic representation of a procedure for pattern etching a film stack according to an embodiment;
  • FIG. 2 shows a simplified schematic diagram of a plasma processing system according to an embodiment;
  • FIG. 3 shows a schematic diagram of a plasma processing system according to another embodiment;
  • FIG. 4 shows a schematic diagram of a plasma processing system according to another embodiment;
  • FIG. 5 shows a schematic diagram of a plasma processing system according to another embodiment;
  • FIG. 6 shows a schematic diagram of a plasma processing system according to another embodiment;
  • FIG. 7 shows a schematic diagram of a plasma processing system according to another embodiment;
  • FIG. 8 illustrates exemplary process data for etching a metal nitride layer; and
  • FIG. 9 presents a method of etching a metal nitride layer on a substrate in a plasma processing system according to an embodiment.
  • DETAILED DESCRIPTION OF SEVERAL EMBODIMENTS
  • In the following description, for purposes of explanation and not limitation, specific details are set forth, such as a particular geometry of the plasma processing system and descriptions of various processes. However, it should be understood that the invention may be practiced in other embodiments that depart from these specific details.
  • In material processing methodologies, pattern etching can comprise the application of a thin layer of light-sensitive material, such as photo-resist, to an upper surface of a substrate that is subsequently patterned in order to provide a mask for transferring this pattern to the underlying thin film on a substrate during etching. The patterning of the light-sensitive material generally involves exposure of the light-sensitive material to a geometric pattern of electro-magnetic (EM) radiation using, for example, a micro-lithography system, followed by the removal of the irradiated regions of the light-sensitive material (as in the case of positive photo-resist), or non-irradiated regions (as in the case of negative resist) using a developing solvent.
  • During pattern etching, a dry plasma etching process can be utilized, wherein plasma is formed from a process gas by coupling electro-magnetic (EM) energy, such as radio frequency (RF) power, to the process gas in order to heat electrons and cause subsequent ionization and dissociation of the atomic and/or molecular composition of the process gas. Using a series of dry etching processes, the pattern formed in the initial mask layer, using for instance a photo-lithographic process as described above, is transferred to the underlying layers within a film stack, including the one or more material layers that are desired for the end product, e.g., electronic device.
  • For example, as shown in FIGS. 1A through 1C, a film stack 100 comprising a plurality of layers 120 through 170 formed on a substrate 110 is illustrated. The film stack 100 may, for example, include a polycrystalline silicon (polysilicon, or poly-Si) gate stack having a polysilicon layer 150, a metal-containing layer 140, and a high dielectric constant (high-k) dielectric layer 130 as the gate dielectric or part of the gate dielectric. Alternatively, film stack 100 may, for example, include a tungsten-containing layer 150, a metal-containing layer 140, and a high dielectric constant (high-k) dielectric layer 130 as the gate dielectric or part of the gate dielectric. The metal-containing layer 140 can, for example, be part of a poly-Si gate electrode. The metal-containing layer 140 may be several hundred Angstroms (Å) thick, for instance, about 100 Å thick, and it may comprise a metal nitride. For example, metal-containing layer 140 can contain titanium nitride (TiN), titanium silicon nitride, titanium aluminum nitride, tantalum nitride, tantalum silicon nitride, hafnium nitride, hafnium silicon nitride, or aluminum nitride. The metal-containing layer 140 in the gate electrode can replace or be integrated with the traditional poly-Si gate electrode layer.
  • Furthermore, the gate dielectric may further include an interfacial layer 120, such as a thin layer of silicon dioxide (SiO2) between the high-k layer and the substrate. The high-k dielectric layer 130 may, for example, comprise a hafnium containing layer, such as a hafnium oxide layer (e.g., HfO2) or hafnium silicate layer (e.g., HfSiO) Additionally, for example, the high-k dielectric layer 130 may incorporate metallic silicates or oxides (e.g., Ta2O5 (k˜26), TiO2 (k˜80), ZrO2 (k˜25), Al2O3 (k˜9), HfSiO, HfO2 (k˜25)). Furthermore, for example, the high-k dielectric layer 130 may include mixed rare earth oxides, mixed rare earth aluminates, mixed rare earth nitrides, mixed rare earth aluminum nitrides, mixed rare earth oxynitrides, or mixed rare earth aluminum oxynitrides.
  • The film stack 100 further comprises a patterned mask layer 180, such as a layer of photo-resist having a pattern formed therein using a photo-lithographic process. Additionally, for example, the film stack 100 may include an anti-reflective coating (ARC) layer 170 for use in patterning the mask layer 180, and one or more hard mask layers 160, such as a silicon dioxide (SiO2) hard mask for dry etching the polysilicon layer 150.
  • As illustrated in FIGS. 1B and 1C, the series of etching processes for transferring the pattern to the underlying stack of films is selected to preserve the integrity of the pattern being transferred, e.g., critical dimensions, etc., as well as minimize damage to those layers which are utilized in the electronic device being fabricated.
  • One etch process includes the transfer of the pattern to the metal-containing layer 140 without damaging, for example, the poly-Si layer 150 or the underlying high-k layer 130 or other layers on the substrate, including silicon dioxide layers. According to an embodiment, the pattern etching process for transferring a pattern into metal-containing layer 140 comprises introducing a process composition having a halogen-containing gas and a hydrocarbon gas having the chemical formula CxHy, where x and y are equal to unity or greater. For example, the halogen-containing gas can include Cl2, HBr, or BCl3, or a combination of two or more thereof. Additionally, for example, the hydrocarbon gas can include CH4, C2H4, C2H2, C2H6, C3H4, C3H6, C3H8, C4H6, C4H8, C4H10, C5H8, C5H10, C6H6, C6H10, or C6H12, or a combination of two or more thereof. The process composition can further include an inert gas, such as a noble gas (e.g., He, Ne, Ar, Kr, Xe).
  • Another etch process includes the transfer of the pattern to the high-k dielectric film 130 without dam aging, for example, the poly-Si layer 150 or the underlying SiO2 interfacial layer 120 or both. Conventional processes for etching a hafnium containing high-k layer include using HBr/Cl2-based process chemistries. However, these etch chemistries are known to etch the poly-Si layer 150 and the underlying SiO2 interfacial layer 120. For example, when using a HBr/Cl2-based process chemistry, the inventors have observed an etch selectivity between HfO2 and poly-Si larger than 10, yet they have observed an etch selectivity between HfO2 and SiO2 ranging only from 1.5 to 2.5.
  • The pattern etching process for transferring a pattern into high-k dielectric layer 130 comprises introducing a process composition comprising BCl3 and an additive gas. The additive gas is expected to serve as a passivation gas, whereby the additive gas provides passivation of surfaces where etching is undesirable. Thus, the pattern etching process can provide improvements in the etch selectivity between HfO2 and those materials where etching is not intended such as poly-Si and SiO2, for example.
  • The additive gas can comprise an oxygen containing gas, a nitrogen containing gas, or a hydrocarbon gas (characterized by CxHy, wherein x and y are integers greater than or equal to unity), or a combination of two or more thereof. For example, the oxygen containing gas can comprise O2, NO, NO2, N2O, CO, or CO2, or a combination of two or more thereof. Additionally, for example, the nitrogen containing gas can comprise N2, or NH3, or a combination of two or more thereof. Furthermore, the hydrocarbon gas can comprise C2H4, CH4, C2H2, C2H6, C3H4, C3H6, C3H8, C4H6, C4H8, C4H10, C5H8, C5H10, C6H6, C6H10, or C6H12, or two or more thereof. The process composition can further include an inert gas, such as a noble gas (e.g., He, Ne, Ar, Kr, Xe). Additional details are provided in pending U.S. patent application Ser. No. 11/518,890, entitled “METHOD AND SYSTEM FOR DRY ETCHING A HAFNIUM CONTAINING LAYER”, filed on Sep. 12, 2006; the contents of which are incorporated herein by reference in their entirety.
  • According to one embodiment, a plasma processing system 1 is depicted in FIG. 2 comprising a plasma processing chamber 10, an optional diagnostic system 12 coupled to the plasma processing chamber 10, and a controller 14 coupled to the optional diagnostic system 12 and the plasma processing chamber 10. The controller 14 is configured to execute a process recipe comprising at least one step configured to etch a metal nitride layer using plasma formed from the introduction of a process composition having a halogen-containing gas and a hydrocarbon gas having the chemical formula CxHy, where x and y are equal to unity or greater, as described above. Additionally, controller 14 is optionally configured to receive at least one endpoint signal from the diagnostic system 12 and to post-process the at least one endpoint signal in order to accurately determine an endpoint for the process. Alternatively, controller 14 utilizes a pre-determined time to set the endpoint of the process. In the illustrated embodiment, plasma processing system 1, depicted in FIG. 2, utilizes plasma for material processing Plasma processing system 1 can comprise an etch chamber.
  • FIG. 3 illustrates a plasma processing system according to another embodiment. Plasma processing system 1 a comprises a plasma processing chamber 10, substrate holder 20, upon which a substrate 25 to be processed is affixed, and vacuum pumping system 30. Substrate 25 can be a semiconductor substrate, a wafer or a liquid crystal display. Plasma processing chamber 10 can be configured to facilitate the generation of plasma in processing region 15 adjacent a surface of substrate 25. An ionizable gas or mixture of gases is introduced via a gas injection system (not shown) and the process pressure is adjusted. For example, a control mechanism (not shown) can be used to throttle the vacuum pumping system 30. Plasma can be utilized to create materials specific to a predetermined materials process, and/or to aid the removal of material from the exposed surfaces of substrate 25. The plasma processing system 1 a can be configured to process a substrate of any size, such as 200 mm substrates, 300 mm substrates, or larger.
  • Substrate 25 can be affixed to the substrate holder 20 via an electrostatic clamping system. Furthermore, substrate holder 20 can further include a temperature control system for controlling the temperature of substrate 25 during various etching processes. For example, during an etching process for etching a metal nitride layer, such as a titanium nitride layer, the temperature control system comprises a heating system configured to elevate the temperature of substrate 25 to approximately 30 degrees C. or greater. Alternatively, the temperature control system comprises a heating system configured to elevate the temperature of substrate 25 to approximately 50 degrees C. or greater. Alternatively, the temperature control system comprises a heating system configured to elevate the temperature of substrate 25 to approximately 75 degrees C. or greater. Alternatively, the temperature control system comprises a heating system configured to elevate the temperature of substrate 25 to approximately 100 degrees C. or greater. Alternatively yet, the temperature control system comprises a heating system configured to elevate the temperature of substrate 25 to approximately 200 degrees C. or greater. For example, the substrate temperature may range from approximately 50 degrees C. to approximately 250 degrees, and can range from approximately 50 degrees C. to approximately 100 degrees C.
  • Additionally for example, during an etching process for etching a poly-Si layer, the temperature control system comprises a heating system configured to elevate the temperature of substrate 25 to approximately 100 degrees C. or less. Further yet for example, during an etching process for etching a SiO2 layer, the temperature control system comprises a cooling system configured to reduce or maintain the temperature of substrate 25 at approximately 20 to 30 degrees C.
  • The substrate holder 20 can comprise a temperature control system having a cooling system or a heating system or both. For instance, the cooling system or heating system can include are circulating fluid flow that receives heat from substrate holder 20 and transfers heat to a heat exchanger system (not shown) when cooling, or transfers heat from the heat exchanger system to the fluid flow when heating. Additionally, for instance, the cooling system or heating system may comprise heating/cooling elements, such as resistive heating elements, or thermo-electric heaters/coolers located within the substrate holder 20
  • Moreover, the substrate holder 20 can facilitate the delivery of heat transfer gas to the back-side of substrate 25 via a backside gas supply system to improve the gas-gap thermal conductance between substrate 25 and substrate holder 20. Such a system can be utilized when temperature control of the substrate is required at elevated or reduced temperatures. For examples the backside gas system can comprise a two-zone gas distribution system, wherein the backside gas (e.g., helium) pressure can be independently varied between the center and the edge of substrate 25
  • In other embodiments, heating/cooling elements, such as resistive heating elements, or thermo-electric heaters/coolers can be included in the chamber wall of the plasma processing chamber 10 and any other component within the plasma processing system 1 a.
  • In the embodiment shown in FIG. 3, substrate holder 20 can comprise an electrode through which RF power is coupled to the processing plasma in process space 15. For example, substrate holder 20 can be electrically biased at a RF voltage via the transmission of RF power from a RF generator 40 through an optional impedance match network 42 to substrate holder 20. The RF bias can serve to heat electrons to form and maintain plasma, or affect the ion energy distribution function within the sheath, or both, In this configuration, the system can operate as a reactive ion etch (RIE) reactor, wherein the chamber can serve as ground surfaces. A typical frequency for the RF bias can range from 0.1 M Hz to 100 MHz. RF systems for plasma processing are well known to those skilled in the art.
  • Furthermore, impedance match network 42 serves to improve the transfer of RF power to plasma in plasma processing chamber 10 by reducing the reflected power. Match network topologies (e.g. L-type, π-type, T-type, etc.) and automatic control methods are well known to those skilled in the art.
  • Referring still to FIG. 3, plasma processing system 1 a optionally comprises a direct current (DC) power supply 50 coupled to an upper electrode 52 opposing substrate 25. The upper electrode 52 may comprise an electrode plate. The electrode plate may comprise a silicon-containing electrode plate. Moreover, the electrode plate may comprise a doped silicon electrode plate. The DC power supply can include a variable DC power supply. Additionally, the DC power supply can include a bipolar DC power supply. The DC power supply 50 can further include a system configured to perform monitoring adjusting, or controlling the polarity, current, voltage, or on/off state of the DC power supply 50 or any combination thereof. Once plasma is formed, the DC power supply 50 facilitates the formation of a ballistic electron beam. An electrical filter may be utilized to decouple RF power from the DC power supply 50.
  • For example, the DC voltage applied to electrode 52 by DC power supply 50 may range from approximately −2000 volts (V) to approximately 1000 V. Desirably, the absolute value of the DC voltage has a value equal to or greater than approximately 100 V, and more desirably, the absolute value of the DC voltage has a value equal to or greater than approximately 500 V. Additionally, it is desirable that the DC voltage has a negative polarity. Furthermore, it is desirable that the DC voltage is a negative voltage having an absolute value greater than the self-bias voltage generated on a surface of the upper electrode 52. The surface of the upper electrode 52 facing the substrate holder 20 may be comprised of a silicon-containing material.
  • Vacuum pump system 30 can include a turbo-molecular vacuum pump (TMP) capable of a pumping speed up to 5000 liters per second (and greater) and a gate valve for throttling the chamber pressure. In conventional plasma processing devices utilized for dry plasma etch, a 1000 to 3000 liter per second TMP can be employed. TMPs can be used for low pressure processing, typically less than approximately 50 mTorr. For high pressure processing (i.e., greater than approximately 100 mTorr), a mechanical booster pump and dry roughing pump can be used. Furthermore, a device for monitoring chamber pressure (not shown) can be coupled to the plasma processing chamber 10. The pressure measuring device can be, for example, a Type 628B Baratron absolute capacitance manometer commercially available from MKS Instruments, Inc. (Andover, Mass.).
  • Referring still to FIG. 3, plasma processing system 1 a further comprises a controller 90 that comprises a microprocessor, memory, and a digital I/O port capable of generating control voltages sufficient to communicate and activate inputs to plasma processing system 1 a as well as monitor outputs from plasma processing system 1 a. Moreover, controller 90 can be coupled to and can exchange information with RF generator 40, impedance match network 42, optional DC power supply 50, the gas injection system (not shown), vacuum pumping system 30, as well as the backside gas delivery system (not shown), the substrate/substrate holder temperature control system (not shown), and/or the electrostatic clamping system (not shown). A program stored in the memory can be utilized to activate the inputs to the aforementioned components of plasma processing system 1 a according to a process recipe in order to perform the method of etching a thin film. One example of controller 90 is a DELL PRECISION WORKSTATION 610™, available from Dell Corporation, Austin, Tex.
  • Controller 90 may be locally located relative to the plasma processing system 1 a, or it may be remotely located relative to the plasma processing system 1 a via an internet or intranet. Thus, controller 90 can exchange data with the plasma processing system 1 a using at least one of a direct connection, an intranet, or the internet. Controller 90 may be coupled to an intranet at a customer site (i.e., a device maker, etc.), or coupled to an intranet at a vendor site (i.e., an equipment manufacturer). Furthermore, another computer (i.e., controller, server, etc.) can access controller 90 to exchange data via at least one of a direct connection, an intranet, or the internet.
  • In the embodiment shown in FIG. 4, the plasma processing system 1 b can be similar to the embodiment of FIG. 2 or 3 and further comprise either a stationary, or mechanically or electrically rotating magnetic field system 60, in order to potentially increase plasma density and/or improve plasma processing uniformity. Moreover, controller 90 can be coupled to magnetic field system 60 in order to regulate the speed of rotation and field strength. The design and implementation of a rotating magnetic field is well known to those skilled in the art.
  • In the embodiment shown in FIG. 5, the plasma processing system 1 c can be similar to the embodiment of FIG. 2 or FIG. 3, and can further comprise an RF generator 70 configured to couple RF power to upper electrode 52 through an optional impedance match network 72. A typical frequency for the application of RF power to upper electrode 52 can range from about 0.1 MHz to about 200 MHz. Additionally, a typical frequency for the application of power to the substrate holder 20 (or lower electrode) can range from about 0.1 MHz to about 100 MHz. For example, the RF frequency coupled to the upper electrode 52 can be relatively higher than the RF frequency coupled to the substrate holder 20. Furthermore, the RF power to the upper electrode 52 from RF generator 70 can be amplitude modulated, or the RF power to the substrate holder 20 from RF generator 40 can be amplitude modulated, or both RF powers can be amplitude modulated. For example, the RF power at the higher RF frequency is amplitude modulated. Moreover, controller 90 is coupled to RF generator 70 and impedance match network 72 in order to control the application of RF power to upper electrode 70. The design and implementation of an upper electrode is well known to those skilled in the art.
  • Referring still to FIG. 5, the optional DC power supply 50 may be directly coupled to upper electrode 52, or it may be coupled to the RF transmission line extending from an output end of impedance match network 72 to upper electrode 52. An electrical filter may be utilized to de-couple RF power from DC power supply 50.
  • In the embodiment shown in FIG. 6, the plasma processing system 1 d can, for example, be similar to the embodiments of FIGS. 2, 3 and 4, and can further comprise an inductive coil 80 to which RF power is coupled via RF generator 82 through an optional impedance match network 84. RF power is inductively coupled from inductive coil 80 through a dielectric window (not shown) to plasma processing region 15. A typical frequency for the application of RF power to the inductive coil 80 can range from about 10 MHz to about 100 MHz. Similarly a typical frequency for the application of power to the substrate holder 20 (or lower electrode) can range from about 0.1 MHz to about 100 MHz. In addition a slotted Faraday shield (not shown) can be employed to reduce capacitive coupling between the inductive coil 80 and plasma. Moreover, controller 90 is coupled to RF generator 82 and impedance match network 84 in order to control the application of power to inductive coil 80. In an alternate embodiment, inductive coil 80 can be a “spiral” coil or “pancake” coil in communication with the plasma processing region 15 from above as in a transformer coupled plasma (TCP) reactor. The design and implementation of an inductively coupled plasma (ICP) source or transformer coupled plasma (TCP) source is well known to those skilled in the art.
  • Alternately, the plasma can be formed using electron cyclotron resonance (ECR). In yet another embodiment, the plasma is formed from the launching of a Helicon wave. In yet another embodiment, the plasma is formed from a propagating surface wave. Each plasma source described above is well known to those skilled in the art.
  • In the embodiment shown in FIG. 7, the plasma processing system 1 e can, for example, be similar to the embodiments of FIGS. 3, 4 and 5, and can further comprise a second RF generator 44 configured to couple RF power to substrate holder 20 through another optional impedance match network 46. A typical frequency for the application of RF power to substrate holder 20 can range from about 0.1 MHz to about 200 MHz for either the first RF generator 40 or the second RF generator 44 or both. The RF frequency for the second RF generator 44 can be relatively greater than the RF frequency for the first RF generator 44. Furthermore, the RF power to the substrate holder 20 from RF generator 40 can be amplitude modulated, or the RF power to the substrate holder 20 from RF generator 44 can be amplitude modulated, or both RF powers can be amplitude modulated. For example, the RF power at the higher RF frequency is amplitude modulated. Moreover, controller 90 is coupled to the second RF generator 44 and impedance match network 46 in order to control the application of RF power to substrate holder 20. The design and implementation of an RF system for a substrate holder is well known to those skilled in the art.
  • In the following discussion, a method of etching a metal nitride layer utilizing a plasma processing device is presented. For example, the plasma processing device can comprise various elements, such as described in FIGS. 2 through 7, and combinations thereof.
  • In one embodiment, the method of etching a metal nitride layer, such as a titanium nitride layer, comprises using a process composition having a halogen-containing gas and a hydrocarbon-containing gas having the chemical formula CxHy, where x and y are equal to unity or greater. The halogen-containing gas can include, for example, Cl2, HBr, or BCl3, or a combination of two or more thereof. Additionally, for example, the hydrocarbon-containing gas can include CH4, C2H4, C2H2, C2H6, C3H4, C3H6, C3H8, C4H6, C4H8, C4H10, C5H8, C5H10, C6H6, C6H10, or C6H12, or a combination of two or more thereof. The process composition can further include an inert gas, such as a noble gas (e.g., He, Ne, Ar, Kr, Xe).
  • For example, a process parameter space can comprise a chamber pressure of about 5 to about 1000 mTorr, a halogen containing gas process gas flow rate ranging from about 1 to about 500 sccm, a hydrocarbon (CxHy) process gas flow rate ranging from about 1 to about 500 sccm, an optional inert process gas flow rate ranging from about 0 to about 500 sccm, an upper electrode (UEL) (e.g., element 52 in FIG. 5) RF bias ranging from about 0 to about 2000 W, and a lower electrode (LEL) (e.g., element 20 in FIG. 5) RF bias ranging from about 10 to about 1000 W. Also, the upper electrode bias frequency can range from about 0.1 MHz to about 200 MHz, e.g., about 60 MHz. In addition, the lower electrode bias frequency can range from about 0.1 MHz to about 1000 MHz, e.g., about 2 MHz.
  • In one example, a method of etching a titanium nitride layer utilizing a plasma processing device such as the one described in FIG. 5 is presented. However, the methods discussed are not to be limited in scope by this exemplary presentation. Using a process composition comprising Cl2, CH4, and Ar, FIG. 8 illustrates the dependence of the etch rate of titanium nitride (solid squares) and the etch rate of silicon dioxide (solid diamonds) on the amount of Cl2 relative to the total flow rate excluding argon (i.e., flow rate of Cl2 and flow rate of CH4). For each set of data curves (solid squares, solid line; and solid diamonds, dashed line), the total flow rate is held constant, while the fractional amount of Cl2 is varied. For a relative amount of Cl2 ranging from approximately 45% to 55%, the etch selectivity is infinite (since the etch rate of silicon dioxide is less than zero, i.e., deposition condition) while the etch rate for titanium nitride is positive. However, as the fractional amount of Cl2 increases within approximately this range, the etch rate of titanium nitride increases.
  • Referring still to FIG. 8, two additional data points are shown for a given flow ratio (as defined above for Cl2) and an increased total flow rate. The open square represents the respective titanium nitride etch rate, while the open diamond represents the respective silicon dioxide etch rate. For this relative ratio of Cl2 (approximately 50%), the etch rate of titanium nitride increases with the increase in total flow rate, while the deposition condition for the silicon dioxide remains relatively unchanged.
  • With the exception of the relative flow rates, the remaining process conditions for FIG. 8 are held constant, as follows: the upper electrode (UEL) RF power (watts, W) is approximately 200 W, the lower electrode (LEL) RF power (W) is approximately 50 W, the pressure (p; millitorr, mTorr) is approximately 10 mTorr, the substrate temperature (T, ° C.) is approximately 75° C. Other process conditions for the process conditions provided above include: UEL temperature (e.g., electrode 52 in FIG. 5) is approximately 80 degrees C., and chamber wall temperature is approximately 60 degrees C.
  • FIG. 9 presents a flow chart of a method of etching a metal nitride layer on a substrate in a plasma processing system according to another embodiment. Procedure 400 begins in 410 with disposing a substrate having a metal nitride layer thereon in a plasma processing system. The metal nitride layer can, for example, include a titanium nitride layer. The plasma processing system may, for example, comprise any of the systems described in FIGS. 2 through 7, or combinations thereof.
  • In 420, the temperature of the substrate is elevated to the process temperature. The temperature of the substrate can be elevated to a temperature of approximately 30 degrees C. or greater. Alternatively, the temperature of the substrate can be elevated to a temperature of approximately 50 degrees C. or greater. Alternatively, the temperature of the substrate can be elevated to a temperature of approximately 75 degrees C. or greater. Alternatively yet, the temperature of the substrate can be elevated to a temperature of approximately 100 degrees C. or greater, or even 200 degrees C. or greater. For example, the substrate temperature may range from approximately 50 degrees C. to approximately 250 degrees, and can range from approximately 50 degrees C. to approximately 100 degrees C.
  • In 430, a process composition comprising a halogen-containing gas and a hydrocarbon-containing gas having the chemical formula CxHy, where x and y are equal to unity or greater is introduced to the plasma processing system. For example, the halogen-containing gas can include Cl2, HBr, or BCl3, or a combination of two or more thereof. Additionally, for example, the hydrocarbon-containing gas can include CH4, C2H4, C2H2, C2H6, C3H4, C3H6, C3H8, C4H6, C4H8, C4H10, C5H8, C5H10, C6H6, C6H10, or C6H12, or a combination of two or more thereof. The process composition can further include an inert gas, such as a noble gas (e.g., He, Ne, Ar, Kr, Xe).
  • In 440, plasma is formed in the plasma processing system from the process composition.
  • In 450, the substrate comprising the metal nitride layer is exposed to the plasma formed in 440 in order to pattern etch the metal nitride layer.
  • Although only certain embodiments of this invention have been described in detail above, those skilled in the art will readily appreciate that many modifications are possible in the embodiments without materially departing from the novel teachings and advantages of this invention. Accordingly, all such modifications are intended to be included within the scope of this invention.

Claims (20)

1. A method of etching a metal containing layer on a substrate, comprising:
disposing said substrate having a metal nitride layer in a plasma processing system,
elevating the temperature of said substrate above approximately 30 degrees C.;
introducing a process composition comprising a halogen-containing gas and a hydrocarbon gas to said plasma processing system, wherein said hydrocarbon gas comprises the chemical formula CxHy, where x and y are equal to unity or greater;
forming plasma from said process composition in said plasma processing system; and
exposing said substrate to said plasma in order to etch said metal nitride layer.
2. The method of claim 1, wherein said disposing comprises disposing a substrate having a titanium nitride layer, a titanium silicon nitride layer, a titanium aluminum nitride layer, a tantalum nitride layer, a tantalum silicon nitride layer, a hafnium nitride layer, a hafnium silicon nitride layer, or an aluminum nitride layer, or a combination of two or more thereof.
3. The method of claim 1, wherein said introducing said process composition further comprises introducing an inert gas.
4. The method of claim 3, wherein said introducing said inert gas comprises introducing a noble gas.
5. The method of claim 1, wherein said introducing said halogen containing gas comprises introducing Cl2, HBr, or BCl3, or a combination of two or more thereof.
6. The method of claim 5, wherein said introducing said hydrocarbon gas comprises introducing CH4, C2H4, C2H2, C2H6, C3H4, C3H6, C3H8, C4H6, C4H8, C4H10, C5H8, C5H10, C6H6, C6H10, or C6H12, or a combination of two or more thereof.
7. The method of claim 1, wherein said introducing said process composition comprises introducing C2, HBr, or BCl3, or a combination of two or more thereof, and CH4.
8. The method of claim 1, wherein said introducing said process composition comprises introducing Cl2 and CH4.
9. The method of claim 1, wherein said disposing comprises disposing a substrate having a high-k dielectric layer underlying said metal nitride layer.
10. The method of claim 9, wherein said disposing a substrate having a high-k dielectric layer comprises disposing a substrate having a SiO2 layer on said substrate.
11. The method of claim 10, wherein said introducing said process composition comprises introducing Cl2 and CH4, and wherein the flow ratio between said Cl2, and the total flow of said Cl2 and said CH4 ranges from approximately 45% to approximately 55%.
12. The method of claim 10, wherein said introducing said process composition comprises introducing Cl2 and CH4, and wherein the flow ratio between said Cl2, and the total flow of said Cl2 and said CH4 ranges from approximately 45% to approximately 50%.
13. The method of claim 10, wherein said elevating comprises elevating the temperature to approximately 75 degrees C.; wherein said forming said plasma from said process composition in said plasma processing system comprises setting a process pressure of approximately 10 mTorr, applying a first RF power of approximately 50 W to a first electrode upon which said substrate rests, and applying a second RF power of approximately 200 W to a second electrode that opposes said first electrode; and wherein said introducing said process composition comprises introducing Cl2 and CH4, and wherein the flow ratio between said Cl2, and the total flow of said Cl2 and said CH4 is approximately 50%.
14. The method of claim 1, wherein said disposing comprises disposing a substrate having a polysilicon layer overlying said metal nitride layer.
15. The method of claim 1, wherein said elevating comprises elevating the temperature to approximately 50 degrees C. and greater.
16. The method of claim 1, wherein said elevating comprises elevating the temperature to approximately 75 degrees C. and greater.
17. The method of claim 1, wherein said forming said plasma comprises capacitively coupling power to said plasma, or inductively coupling power to said plasma, or both.
18. The method of claim 1 wherein said forming said plasma comprises coupling radio frequency (RF) power to a substrate holder upon which said substrate rests.
19. The method of claim 1 wherein said forming said plasma comprises coupling radio frequency (RF) power to an electrode positioned opposite a substrate holder upon which said substrate rests.
20. The method of claim 1 wherein the substrate includes a mask layer defining a pattern therein overlaying said metal nitride layer and said exposing etches said pattern into said metal nitride layer.
US11/832,382 2007-08-01 2007-08-01 Method for etching metal nitride with high selectivity to other materials Active 2030-05-20 US8282844B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US11/832,382 US8282844B2 (en) 2007-08-01 2007-08-01 Method for etching metal nitride with high selectivity to other materials
PCT/US2008/070920 WO2009018057A1 (en) 2007-08-01 2008-07-23 Method for etching metal nitride with high selectivity to other materials
TW097129290A TWI423324B (en) 2007-08-01 2008-08-01 Method for etching metal nitride with high selectivity to other materials

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/832,382 US8282844B2 (en) 2007-08-01 2007-08-01 Method for etching metal nitride with high selectivity to other materials

Publications (3)

Publication Number Publication Date
US20090032495A1 US20090032495A1 (en) 2009-02-05
US20100206841A2 true US20100206841A2 (en) 2010-08-19
US8282844B2 US8282844B2 (en) 2012-10-09

Family

ID=40304752

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/832,382 Active 2030-05-20 US8282844B2 (en) 2007-08-01 2007-08-01 Method for etching metal nitride with high selectivity to other materials

Country Status (3)

Country Link
US (1) US8282844B2 (en)
TW (1) TWI423324B (en)
WO (1) WO2009018057A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012048079A2 (en) * 2010-10-06 2012-04-12 Advanced Technology Materials, Inc. Composition and process for selectively etching metal nitrides
GB2486706A (en) * 2010-12-21 2012-06-27 Sharp Kk A touch screen device with a random element unlocking mechanism
US20120261773A1 (en) * 2011-04-15 2012-10-18 Hitachi Kokusai Electric Inc. Semiconductor device, method of manufacturing semiconductor device and system of processing substrate
US20160276582A1 (en) * 2013-11-20 2016-09-22 Tokyo Electron Limited Method for etching layer to be etched

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5595134B2 (en) * 2010-06-11 2014-09-24 富士フイルム株式会社 Dry etching apparatus and dry etching method
US9082705B2 (en) * 2012-08-03 2015-07-14 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming an embedded memory device
US20160060196A1 (en) * 2014-08-26 2016-03-03 Eastman Chemical Company Crystallized hydroquinone and methods of making

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4618398A (en) * 1984-02-13 1986-10-21 Hitachi, Ltd. Dry etching method
US5001085A (en) * 1990-07-17 1991-03-19 Micron Technology, Inc. Process for creating a metal etch mask which may be utilized for halogen-plasma excavation of deep trenches
US5480051A (en) * 1993-05-27 1996-01-02 Siemens Aktiengesellschaft Method for the anisotropic etching of an aluminiferous layer
US5612558A (en) * 1995-11-15 1997-03-18 Micron Technology, Inc. Hemispherical grained silicon on refractory metal nitride
US5824606A (en) * 1996-03-29 1998-10-20 Lam Research Corporation Methods and apparatuses for controlling phase difference in plasma processing systems
US5968711A (en) * 1998-04-28 1999-10-19 Vanguard International Semiconductor Corporation Method of dry etching A1Cu using SiN hard mask
US6284146B1 (en) * 1996-06-13 2001-09-04 Samsung Electronics Co., Ltd. Etching gas mixture for transition metal thin film and method for etching transition metal thin film using the same
US6531404B1 (en) * 2000-08-04 2003-03-11 Applied Materials Inc. Method of etching titanium nitride
US6939795B2 (en) * 2002-09-23 2005-09-06 Texas Instruments Incorporated Selective dry etching of tantalum and tantalum nitride
US20060086692A1 (en) * 2004-10-25 2006-04-27 Kotaro Fujimoto Plasma etching method
US20060137710A1 (en) * 2003-05-27 2006-06-29 Applied Materials, Inc. Method for controlling corrosion of a substrate
US7282773B2 (en) * 2004-09-14 2007-10-16 Advanced Micro Devices Inc. Semiconductor device with high-k dielectric layer
US7312120B2 (en) * 2004-09-01 2007-12-25 Micron Technology, Inc. Method for obtaining extreme selectivity of metal nitrides and metal oxides
US7815814B2 (en) * 2007-03-23 2010-10-19 Tokyo Electron Limited Method and system for dry etching a metal nitride

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2985858B2 (en) 1997-12-19 1999-12-06 日本電気株式会社 Etching method
JP2000114246A (en) * 1998-08-07 2000-04-21 Ulvac Seimaku Kk Dry etching method and apparatus, photoresist mask and method of producing the same, and semiconductor circuit and method of producing the same
US7553769B2 (en) 2003-10-10 2009-06-30 Tokyo Electron Limited Method for treating a dielectric film

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4618398A (en) * 1984-02-13 1986-10-21 Hitachi, Ltd. Dry etching method
US5001085A (en) * 1990-07-17 1991-03-19 Micron Technology, Inc. Process for creating a metal etch mask which may be utilized for halogen-plasma excavation of deep trenches
US5480051A (en) * 1993-05-27 1996-01-02 Siemens Aktiengesellschaft Method for the anisotropic etching of an aluminiferous layer
US5612558A (en) * 1995-11-15 1997-03-18 Micron Technology, Inc. Hemispherical grained silicon on refractory metal nitride
US5824606A (en) * 1996-03-29 1998-10-20 Lam Research Corporation Methods and apparatuses for controlling phase difference in plasma processing systems
US6284146B1 (en) * 1996-06-13 2001-09-04 Samsung Electronics Co., Ltd. Etching gas mixture for transition metal thin film and method for etching transition metal thin film using the same
US5968711A (en) * 1998-04-28 1999-10-19 Vanguard International Semiconductor Corporation Method of dry etching A1Cu using SiN hard mask
US6531404B1 (en) * 2000-08-04 2003-03-11 Applied Materials Inc. Method of etching titanium nitride
US6939795B2 (en) * 2002-09-23 2005-09-06 Texas Instruments Incorporated Selective dry etching of tantalum and tantalum nitride
US20060137710A1 (en) * 2003-05-27 2006-06-29 Applied Materials, Inc. Method for controlling corrosion of a substrate
US7312120B2 (en) * 2004-09-01 2007-12-25 Micron Technology, Inc. Method for obtaining extreme selectivity of metal nitrides and metal oxides
US7282773B2 (en) * 2004-09-14 2007-10-16 Advanced Micro Devices Inc. Semiconductor device with high-k dielectric layer
US20060086692A1 (en) * 2004-10-25 2006-04-27 Kotaro Fujimoto Plasma etching method
US7815814B2 (en) * 2007-03-23 2010-10-19 Tokyo Electron Limited Method and system for dry etching a metal nitride

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012048079A2 (en) * 2010-10-06 2012-04-12 Advanced Technology Materials, Inc. Composition and process for selectively etching metal nitrides
WO2012048079A3 (en) * 2010-10-06 2012-06-28 Advanced Technology Materials, Inc. Composition and process for selectively etching metal nitrides
CN103154321A (en) * 2010-10-06 2013-06-12 高级技术材料公司 Composition and process for selectively etching metal nitrides
US9831088B2 (en) 2010-10-06 2017-11-28 Entegris, Inc. Composition and process for selectively etching metal nitrides
GB2486706A (en) * 2010-12-21 2012-06-27 Sharp Kk A touch screen device with a random element unlocking mechanism
GB2486706B (en) * 2010-12-21 2017-05-24 Sharp Kk Handset
US20120261773A1 (en) * 2011-04-15 2012-10-18 Hitachi Kokusai Electric Inc. Semiconductor device, method of manufacturing semiconductor device and system of processing substrate
US8994124B2 (en) * 2011-04-15 2015-03-31 Hitachi Kokusai Electric Inc. Semiconductor device, method of manufacturing semiconductor device and system of processing substrate
US20150162200A1 (en) * 2011-04-15 2015-06-11 Hitachi Kokusai Electric Inc. Semiconductor device, method of manufacturing semiconductor device and system of processing substrate
US9123644B2 (en) * 2011-04-15 2015-09-01 Hitachi Kokusai Electric Inc. Semiconductor device, method of manufacturing semiconductor device and system of processing substrate
US20160276582A1 (en) * 2013-11-20 2016-09-22 Tokyo Electron Limited Method for etching layer to be etched
US9647206B2 (en) * 2013-11-20 2017-05-09 Tokyo Electron Limited Method for etching layer to be etched

Also Published As

Publication number Publication date
US20090032495A1 (en) 2009-02-05
TWI423324B (en) 2014-01-11
TW200926286A (en) 2009-06-16
US8282844B2 (en) 2012-10-09
WO2009018057A1 (en) 2009-02-05

Similar Documents

Publication Publication Date Title
US7815814B2 (en) Method and system for dry etching a metal nitride
US10290506B2 (en) Method for etching high-K dielectric using pulsed bias power
US8183161B2 (en) Method and system for dry etching a hafnium containing material
US8809196B2 (en) Method of etching a thin film using pressure modulation
US8334083B2 (en) Etch process for controlling pattern CD and integrity in multi-layer masks
US8236700B2 (en) Method for patterning an ARC layer using SF6 and a hydrocarbon gas
US8263496B1 (en) Etching method for preparing a stepped structure
US9748110B2 (en) Method and system for selective spacer etch for multi-patterning schemes
US20040007561A1 (en) Method for plasma etching of high-K dielectric materials
US7998872B2 (en) Method for etching a silicon-containing ARC layer to reduce roughness and CD
US8282844B2 (en) Method for etching metal nitride with high selectivity to other materials
US8809194B2 (en) Formation of SiOCl-containing layer on spacer sidewalls to prevent CD loss during spacer etch
TWI488235B (en) Method for patterning a full metal gate structure
US8501628B2 (en) Differential metal gate etching process
US20090042398A1 (en) Method for etching low-k material using an oxide hard mask
US8313661B2 (en) Deep trench liner removal process
US7229563B2 (en) Plasma etching of Ni-containing materials

Legal Events

Date Code Title Description
AS Assignment

Owner name: TOKYO ELECTRON LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KO, AKITERU;TAKAHASHI, HIROYUKI;SAWATAISHI, MASAYUKI;REEL/FRAME:019632/0912;SIGNING DATES FROM 20070727 TO 20070801

Owner name: TOKYO ELECTRON LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KO, AKITERU;TAKAHASHI, HIROYUKI;SAWATAISHI, MASAYUKI;SIGNING DATES FROM 20070727 TO 20070801;REEL/FRAME:019632/0912

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12