US20100164761A1 - Dual-use comparator/op amp for use as both a successive-approximation adc and dac - Google Patents
Dual-use comparator/op amp for use as both a successive-approximation adc and dac Download PDFInfo
- Publication number
- US20100164761A1 US20100164761A1 US12/345,844 US34584408A US2010164761A1 US 20100164761 A1 US20100164761 A1 US 20100164761A1 US 34584408 A US34584408 A US 34584408A US 2010164761 A1 US2010164761 A1 US 2010164761A1
- Authority
- US
- United States
- Prior art keywords
- differential
- input
- voltage
- analog
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 130
- 238000006243 chemical reaction Methods 0.000 claims description 10
- 230000002441 reversible effect Effects 0.000 claims description 8
- 230000004044 response Effects 0.000 claims description 7
- 230000000295 complement effect Effects 0.000 claims description 5
- 239000000872 buffer Substances 0.000 claims description 4
- 238000012360 testing method Methods 0.000 claims description 3
- 230000001960 triggered effect Effects 0.000 claims 1
- 238000000034 method Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000004064 recycling Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000012163 sequencing technique Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- -1 transistors Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/02—Reversible analogue/digital converters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
- H03M1/46—Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter
- H03M1/466—Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter using switched capacitors
- H03M1/468—Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter using switched capacitors in which the input S/H circuit is merged with the feedback DAC array
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/80—Simultaneous conversion using weighted impedances
- H03M1/802—Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices
- H03M1/804—Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices with charge redistribution
Definitions
- This invention relates to data converter systems, and more particularly to analog-to-digital and digital-to-analog converters.
- SoC System-on-a-Chip
- DSP Digital Signal Processor
- results may be converted from digital to analog.
- Some system chips may be configurable to fit several applications, and these applications may have different requirements for analog-digital conversions. However, it is desirable to use the same analog-digital converter circuits for these varied applications.
- Flash ADC's compare analog signal voltages to multiple voltage levels in an instant to produce a multi-bit digital word that represents the analog voltage.
- Successive-approximation ADC's use a series of stages to convert an analog voltage to digital bits. Each stage compares an analog voltage to a reference voltage, producing one digital bit. In sub-ranging ADC's, each stage compares an analog voltage to several voltage levels, so that each stage produces several bits. Succeeding stages generate lower-significant digital bits than do earlier stages in the pipeline.
- Algorithmic, re-circulating, or recycling ADC's use a loop to convert an analog voltage.
- the analog voltage is sampled and compared to produce a most-significant digital bit.
- the digital bit is converted back to analog and subtracted from the analog voltage to produce a residue voltage.
- the residue voltage is then multiplied by two and looped back to the comparator to generate the next digital bit.
- the digital bits are generated over multiple cycles in the same comparator stage.
- FIG. 1 shows a Successive-Approximation-Register ADC.
- Successive-Approximation-Register SAR 302 receives a clock CLK and contains a register value that is changed to gradually zero-in on a close approximation of the analog input voltage VIN.
- the value in SAR 302 may first be 0.5, then 0.25, then 0.375, then 0.312, then 0.281, then 0.296, then 0.304, then 0.308, then 0.31, then 0.311, and finally 0.312 when comparing to a VIN of 0.312 volts.
- SAR 302 outputs the current register value to digital-to-analog converter (DAC) 300 , which receives a reference voltage VREF and converts the register value to an analog voltage VA.
- DAC digital-to-analog converter
- the input analog voltage VIN is applied to sample-and-hold circuit 304 , which samples and holds the value of VIN. For example, a capacitor can be charged by VIN and then the capacitor isolated from VIN to hold the analog voltage.
- the sampled input voltage from sample-and-hold circuit 304 is applied to the inverting input of comparator 306 .
- the converted analog voltage VA is applied to the non-inverting input of comparator 306 .
- Comparator 306 compares the converted analog voltage VA to the sampled input voltage and generates a high output when the converted analog voltage VA is above the sampled VIN, and the register value in SAR 302 is too high. The register value in SAR 302 can then be reduced.
- comparator 306 When the converted analog voltage VA is below the sampled input voltage, comparator 306 generates a low output to SAR 302 . The register value in SAR 302 is too low. The register value in SAR 302 can then be increased for the next cycle.
- the register value from SAR 302 is a binary value of N bits, with D(N ⁇ 1) being the most-significant-bit (MSB) and D 0 being the least-significant-bit (LSB).
- SAR 302 can first set the MSB D(N ⁇ 1), then compare the converted analog voltage VA to the input voltage VIN, then adjust the MSB and/or set the next MSB D(N ⁇ 2) based on the comparison. The set and compare cycle repeats until after N cycles the LSB is set. After the last cycle, the end-of-cycle EOC signal is activated to signal completion.
- a state machine or other controller can be used with or included inside SAR 302 to control sequencing.
- ADC's may be relatively large circuits, it is desirable to use ADC's for many applications. It is also desired to use some of the ADC circuits for conversion in the reverse direction, as a DAC.
- a dual-use circuit that can be used for both an ADC and a DAC is desirable. Circuit components that can be used for both an ADC and a DAC are desirable.
- a comparator stage that can be configured for use in an ADC and re-configured for use in a DAC is desirable.
- FIG. 1 shows a Successive-Approximation-Register ADC.
- FIG. 2 shows a re-configurable comparator stage that can be used in both an ADC and in a DAC.
- FIG. 3 shows a dual-use ADC/DAC.
- FIG. 4 is a schematic diagram of a re-configurable comparator stage operating in the ADC mode.
- FIG. 5 is a schematic diagram of the re-configurable comparator stage operating in the DAC mode.
- the present invention relates to an improvement in combined ADC/DAC's.
- the following description is presented to enable one of ordinary skill in the art to make and use the invention as provided in the context of a particular application and its requirements.
- Various modifications to the preferred embodiment will be apparent to those with skill in the art, and the general principles defined herein may be applied to other embodiments. Therefore, the present invention is not intended to be limited to the particular embodiments shown and described, but is to be accorded the widest scope consistent with the principles and novel features herein disclosed.
- a comparator stage in a SAR ADC can be re-configured for use in a charge-scaling DAC.
- Capacitors used in the SAR ADC can be re-used in the DAC, and a re-configurable comparator stage can be used in both the ADC and the DAC.
- the re-configurable stage can have an amplifier that acts as a comparator in ADC mode, and acts as a stable unity-gain operation amplifier in DAC mode.
- FIG. 2 shows a re-configurable comparator stage that can be used in both an ADC and in a DAC.
- An input voltage V+, V ⁇ is generated by an array of capacitors that can be switched in a sequence during a conversion process.
- Re-configurable comparator stage 200 has differential pre-amplifier 330 that receives a differential input, either V+, V ⁇ in ADC mode when switch 250 is closed, or V+, DAC_OUT in DAC mode when switch 250 is open and switch 252 is closed.
- Differential pre-amplifier 330 amplifies the voltage difference on its inputs and generates a differential output.
- the differential output is applied through switches 342 , 344 during ADC mode to differential latch 332 , which latches the voltage difference and generates a compare output COMP_OUT.
- the compare output indicates when V+was high than V ⁇ .
- Control logic can switch different capacitors to generate V+, V ⁇ , allowing re-configurable comparator stage to determine which capacitor sizes produce voltages above and below a sampled analog input voltage, and to then generate a digital value based on these comparison results.
- the differential output from differential pre-amplifier 330 is also applied through switches 346 , 348 during DAC mode to differential amplifier 334 , which amplifies the voltage difference and generates an analog voltage DAC_OUT.
- the DAC output is the sum of voltages on capacitors connected to the V+ input line by the capacitor array.
- a digital value can control switches in the capacitor array to connect some capacitors and not others.
- the charge stored on the connected capacitors represent the digital value.
- the charges are converted to voltages which are amplified and output by differential amplifier 334 , which acts as a unity gain operational amplifier (op amp).
- the DAC output is fed back through switch 252 to the inverting input of differential pre-amplifier 330 .
- the DAC output is adjusted by re-configurable comparator stage 200 until it matches the V+ input.
- FIG. 3 shows a dual-use ADC/DAC.
- Re-configurable comparator stage 200 was shown in FIG. 2 , with switch 250 closing for ADC mode and switch 252 closing for DAC mode.
- Re-configurable comparator stage 200 operates as a differential comparator in ADC mode, and as a unity-gain feedback op amp in DAC mode.
- capacitors 238 - 230 increase in binary weights, such as C, 2C, 4C, 8C, 16C, 32C . . . 1KC, 2KC, 4KC, 16KC, 32KC.
- This array of binary-weighted capacitors 230 - 238 and terminal capacitor 239 are switched by switches 210 - 219 .
- Each capacitor is controlled by a binary bit from a digital value, such as a digital value in a register or Successive-Approximation-Register (SAR).
- SAR Successive-Approximation-Register
- the binary bit can be merged with other control or timing information, such as from control logic 204 or a sequencer or multi-phase non-overlapping clock.
- 010 causes switch 210 to connect 32K capacitor 230 to VREF, switch 212 to connect 16K capacitor 232 to ground, . . . switch 214 to connect 4C capacitor 234 to ground. switch 216 to connect 2C capacitor 236 to VREF, and switch 218 to connect 1C capacitor 284 to ground.
- Binary-weighted capacitors 230 - 238 and terminal capacitor 239 are switched by switches 210 - 219 to connect each to either ground, reference voltage VREF, or input voltage VIN+ through switch 284 and resistor 280 .
- the other plates of binary-weighted capacitors 230 - 238 and terminal capacitor 239 connect to charge-sharing line V+, which is applied to the non-inverting (+) input of re-configurable comparator stage 200 .
- switches 210 - 218 connect capacitors 230 - 238 to different voltages VREF, VIN+, and ground, charge is moved from capacitors 230 - 238 through charge-sharing line V+ to terminal capacitor 239 .
- Terminal capacitor 239 has a capacitance value of C, which is the same as the capacitance value of the smallest 1C capacitor 238 in binary-weighted capacitors 230 - 238 .
- the voltage on charge-sharing line V+ is a function of these voltages and capacitance values. Charge is conserved on charge-sharing line V+, so changing voltages causes charge to shift from one capacitor to another. For example, when all capacitors are switched to ground, and then only 2C capacitor 236 is switched to VREF, the voltage on charge-sharing line V+ is VREF*(2C/Ctotal), where Ctotal is the sum of capacitors 230 - 239 .
- V+ (VREF/2)*sum(b i /C i ), where b i is the binary bit, either 1 or 0, that controls the switch to VREF for capacitor i, and C i is the binary weight of capacitor ratio i, such as 1, 2, 4, 8, . . . 16K, 32K.
- b i the binary bit, either 1 or 0, that controls the switch to VREF for capacitor i
- C i the binary weight of capacitor ratio i, such as 1, 2, 4, 8, . . . 16K, 32K.
- Other equations may apply for other switching methods or circuit arrangements, depending on the charge-sharing methods used.
- capacitors 228 - 220 increase in binary weights, such as C, 2C, 4C, 8C, 16C, 32C, . . . 1KC, 2KC, 4KC, 16KC, 32KC.
- Capacitors 220 - 228 and terminal capacitor 229 are switched by switches 240 - 249 .
- Each capacitor is controlled by a binary bit from a digital value, such as a digital value in a register or Successive-Approximation-Register (SAR).
- SAR Successive-Approximation-Register
- the binary bit can be merged with other control or timing information, such as from control logic 204 or a sequencer or multi-phase non-overlapping clock.
- Binary-weighted capacitors 220 - 228 and terminal capacitor 229 are switched by switches 240 - 249 to connect each to either ground, reference voltage VREF, or input voltage VIN ⁇ through switch 286 and resistor 282 .
- the other plates of binary-weighted capacitors 220 - 228 and terminal capacitor 229 connect to charge-sharing line V ⁇ , which is applied to the inverting ( ⁇ ) input of re-configurable comparator stage 200 through switch 250 during ADC mode.
- switches 240 - 248 connect capacitors 220 - 228 to different voltages VREF, VIN ⁇ , and ground, charge is moved from capacitors 220 - 228 through second charge-sharing line V ⁇ to terminal capacitor 229 .
- Terminal capacitor 229 has a capacitance value of C, which is the same as the capacitance value of the smallest 1C capacitor 228 in binary-weighted capacitors 220 - 228 .
- the voltage on second charge-sharing line V ⁇ is a function of these voltages and capacitance values. Charge is conserved on charge-sharing line V ⁇ , so changing voltages causes charge to shift from one capacitor to another.
- switches 284 , 286 , 250 are open.
- Second charge-sharing line V ⁇ is disconnected from re-configurable comparator stage 200 , and binary-weighted capacitors 220 - 228 and terminal capacitor 229 are not used in DAC mode. Instead, the DAC output DAC_OUT from re-configurable comparator stage 200 is fed back through switch 252 to the inverting input of re-configurable comparator stage 200 to provide unity-gain feedback.
- Re-configurable comparator stage 200 adjusts DAC_OUT until DAC_OUT is the same voltage as V+.
- DAC_OUT may then be output as the analog voltage that is represented by the binary bits that were applied to switches 210 - 218 to select which of binary-weighted capacitors 230 - 238 are driven by VREF and share charge with terminal capacitor 229 to generate V+.
- Control logic 204 examines the compare output COMP_OUT of re-configurable comparator stage 200 during ADC mode as different ones of binary-weighted capacitors 220 - 228 and 230 - 238 are switched to the various voltages VIN+, VIN ⁇ , VREF, ground. While the capacitors are being switches and re-configurable comparator stage 200 is comparing voltages, control logic 204 outputs a BUSY signal. Once all binary bits have been tested and the final digital value that most closely matches the analog inputs VIN+, VIN ⁇ is reached, BUSY is deasserted and a success output code can be output. A failure code or other diagnostic code may also be output. The number of significant bits, or size of the binary value may be adjusted or set for control logic 204 , such as for different applications. Applications that need more significant bits may require that control logic 204 take more time to test more binary bits against the input analog voltage.
- Two switches to ground may be used to drive V+, V ⁇ to ground or any other reference voltage.
- Another switch (not shown) between V+, V ⁇ may be added to equalize V+, V ⁇ .
- V ⁇ is better than having two or more separate amplifiers, since the loading on the charge-sharing lines V+, V ⁇ is reduced. Less distortion of charge-sharing and better conversion accuracy results when the amplifier load capacitance on the charge-sharing line is small.
- FIG. 4 is a schematic diagram of a re-configurable comparator stage operating in the ADC mode.
- Current source 26 supplies a current to the sources of p-channel differential transistors 22 , 24 , which receive V+, V ⁇ , respectively.
- V+, V ⁇ are charge-sharing lines in the capacitor array that receives the reference voltage and analog input voltage that are compared.
- switches 28 , 30 close to sink current from differential transistor 22 through sink resistor 32 , and to sink current from differential transistor 24 through sink resistor 34 .
- Sink resistor 32 , 34 increase the gain of differential pre-amplifier 330 of FIG. 2 , which includes differential transistors 22 , 24 .
- Switches 58 , 60 correspond to switches 342 , 344 of FIG. 2
- the right side of FIG. 4 corresponds to differential latch 332 of FIG. 2
- the differential latch includes cross-coupled n-channel transistors 66 , 68 , which have their gates and drains cross-coupled.
- Current source 48 provides a latching current to the sources of p-channel trigger transistors 62 , 64 , which have gates driven by differential transistors 22 , 24 in the differential pre-amplifier stage when switches 60 , 58 are closed in ADC mode.
- the voltage difference V+, V ⁇ created in the switched capacitor array is amplified by differential transistors 22 , 24 and drive an amplified voltage difference onto the gates of p-channel trigger transistors 62 , 64 , which causes an imbalance in current to cross-coupled n-channel transistors 66 , 68 .
- This current imbalance triggers the bi-stable latch of cross-coupled n-channel transistors 66 , 68 due to positive feedback in the cross-coupled connection of cross-coupled n-channel transistors 66 , 68 . Either a high or a low is latched into cross-coupled n-channel transistors 66 , 68 .
- n-channel transistor 74 The drain of cross-coupled n-channel transistor 66 is connected to the drain and gate of n-channel transistor 74 , which helps to secure and hold the latched state.
- the gate voltage of n-channel transistor 74 is mirrored to the gate of n-channel transistor 46 , which sinks a current from the series of p-channel source transistor 40 , p-channel cascode transistor 42 , and n-channel cascode transistor 44 .
- Bias voltage BIASP is generated from the node between the drains of cascode transistors 42 , 44 , and is applied to the gates of p-channel source transistor 40 and also to p-channel source transistor 50 in the output leg.
- n-channel transistor 76 The opposite state is latched into the drain of cross-coupled n-channel transistor 68 , which is connected to the drain and gate of n-channel transistor 76 , which helps to secure and hold the opposite latched state.
- the gate voltage of n-channel transistor 76 is mirrored to the gate of n-channel transistor 56 , which sinks a current from output leg series of p-channel source transistor 50 , p-channel cascode transistor 52 , and n-channel cascode transistor 54 .
- CASCP and CASCN can be generated by a bias circuit (not shown) such as a voltage divider using transistors, resistors, or various combinations.
- the drains of cascode transistors 52 , 54 drive the comparator output COMP_OUT, which indicates when V+ is higher than V ⁇ .
- control logic can determine the digital value that most closely represents the analog input voltage.
- One of VIN+, VIN ⁇ may be the analog input voltage and the other be a reference voltage when a single-ended analog input is received, of both VIN+, VIN ⁇ may be connected to analog inputs when a differential analog voltage is to be digitized.
- FIG. 5 is a schematic diagram of the re-configurable comparator stage operating in the DAC mode.
- current source 26 supplies a current to the sources of p-channel differential transistors 22 , 24 , which receive V+, V ⁇ , respectively.
- V+ is the charge-sharing line in the capacitor array that switches capacitors based on a digital value in a register such as in a Successive-Approximation-Register (SAR).
- SAR Successive-Approximation-Register
- V ⁇ is connected to the DAC output by switch 252 of FIG. 2 to provide feedback for unity gain.
- the digital value from the SAR drives the switches to the binary-weighted capacitors in the capacitor array, causing charge sharing which shifts the voltage of V+.
- This voltage of V+ is sensed and buffered to generate DAC_OUT, which is an analog voltage that represents the digital value that selected the capacitors connected to V+.
- switches 28 , 30 remain open to disconnect differential transistors 22 , 24 from sink resistors 32 , 34 .
- a faster response time and higher gain is achieved by disconnecting sink resistors 32 , 34 during DAC mode.
- p-channel differential transistors 22 , 24 and current source 26 act as a differential input stage rather than a pre-amplifier.
- the current difference among p-channel differential transistors 22 , 24 are fed through switches 120 , 110 to a folded cascode amplifier stage that also acts as the output buffer stage.
- the DAC_OUT output is fed back to the V-input, this circuit operates as a high performance op amp with unity gain and stability.
- Switches 120 , 110 correspond to switches 346 , 348 of FIG. 2
- the right side of FIG. 5 corresponds to differential amplifier 334 of FIG. 2
- the biasing leg includes p-channel bias transistor 112 , p-channel cascode transistor 114 , n-channel cascode transistor 116 , and n-channel bias transistor 118 in series between power and ground.
- the main leg includes p-channel bias transistor 122 , p-channel cascode transistor 124 , p-channel compensating transistor 126 , n-channel compensating transistor 128 , n-channel cascode transistor 132 , and n-channel bias transistor 134 in series between power and ground.
- the output leg includes p-channel output transistor 130 and n-channel output transistor 140 in series between power and ground, with their drains driving DAC output DAC_OUT.
- the current switched through p-channel differential transistor 22 is sent through switch 120 to the source of n-channel cascode transistor 132 in the main leg, which acts as a cascode or source-follower amplifier transistor.
- the current switched through p-channel differential transistor 24 is sent through switch 110 to the source of n-channel cascode transistor 116 in the biasing leg, which also acts as a cascode or source-follower amplifier transistor in the biasing leg.
- the current difference is amplified by the biasing and main legs to drive the output leg.
- Compensating capacitor 142 is connected between the output leg and the main leg. Compensating capacitor 142 connects high-frequency components between DAC_OUT and the gates and drains of p-channel compensating transistor 126 and n-channel compensating transistor 128 . Compensating capacitor 142 provides feedback from the DAC_OUT output to the main stage and provides pole compensation that is adjustable by setting the capacitance value of compensating capacitor 142 . The capacitance value can be determined by simulation.
- bias voltage BIASP bias voltage applied to the gates of p-channel bias transistors 112 , 122 .
- Bias voltage BIASN and cascode bias voltages CASCN, CASCP can be generated by a voltage divider or other bias generating circuit.
- the cascode structure can be removed if VDD is low or the gain for the main amplifier is sufficient for the application. Buffer stage with transistors 130 , 140 , 126 , 128 can be removed. Any other latched structure can be used in the right side of FIG. 4 .
- the number of bits in the register value in SAR 302 can be adjusted to achieve the desired accuracy. For example, when N is 16 bits and VREF is 2 volts, the LBS represents 30 micro-volts, which is the precision of the ADC. A different number of bits could be substituted for a different precision, and the number of bits could be fixed or could be variable.
- switches 284 , 286 of FIG. 3 may be deleted in some embodiments. Different kinds of switches may be used, such as 2-way switches rather than 3-way switches. Muxes may be used as switches.
- the input resistors 280 , 282 may be deleted or replaced with more complex input filters. Multiple levels of switches may be used, such as 2-way switches for switches 210 - 218 , and then an overall switch that connects either VIN+ or VREF to these 2-way switches.
- weightings have been described, other weightings could be substituted, such as decimally-weighted capacitors, prime-weighted capacitors, or linearly-weighted capacitors, or octal-weighted capacitors.
- the digital value could be in these other number systems, such as octal numbers rather than binary numbers.
- the circuit can be inverted or reversed and n-channel differential transistors substituted, and other p-channel transistors swapped to n-channel transistors, supply rails reversed, etc. Inversions may be added by swapping inverting and non-inverting inputs as desired, but do not change the overall function and thus may be considered equivalents.
- the resistance and capacitance values may vary in different patterns. Capacitors, resistors, and other filter elements may be added. Switches could be n-channel transistors, p-channel transistors, or transmission gates with parallel n-channel and p-channel transistors.
- Additional components may be added at various nodes, such as resistors, capacitors, inductors, transistors, etc., and parasitic components may also be present. Enabling and disabling the circuit could be accomplished with additional transistors or in other ways. Pass-gate transistors or transmission gates could be added for isolation.
- Inversions may be added, or extra buffering.
- the final sizes of transistors and capacitors may be selected after circuit simulation or field testing.
- Metal-mask options or other programmable components may be used to select the final capacitor, resistor, or transistor sizes.
- Comparison of a reference voltage to a single analog voltage could be used, or a differential analog voltage could be compared.
- the differential input voltage could be latched and then the latched single-ended voltage compared to the DAC voltage.
- the first voltage could be sampled by a capacitor; then the second voltage could be sampled by the same capacitor.
- the differential charge is stored on another capacitor through the feedback of the amplifier.
- Another method for comparing differential analog voltages is to put a differential amplifier at the input with a defined gain. While an operational amplifier (op amp) has been described, other kinds of comparators could be used, such as non-amplifying compare buffers.
- V+ line may be used for the V+ line, along with a single voltage, such as ground or Vref, or a few capacitors on the V ⁇ line.
- Source and sink currents may be interchangeable terms when referring to carriers of opposite polarity. Currents may flow in the reverse direction.
- An equalizing switch could be added between V+ and V ⁇ .
- Two grounding switches could be used on the true and complement inputs lines of the inputs to re-configurable comparator stage 200 . Rather than grounding, some switches could connect to another fixed voltage, such as VDD or VDD/2.
- Current sources 26 , 48 may be p-channel transistors with gates connected to a fixed bias voltage.
- the fixed bias voltage may be switched to VDD to power down the dual-input differential amplifier.
- CMOS Complementary-Metal-Oxide-Semiconductor
- GaAs Galium-Arsinide
- the background of the invention section may contain background information about the problem or environment of the invention rather than describe prior art by others. Thus inclusion of material in the background section is not an admission of prior art by the Applicant.
- Tangible results generated may include reports or other machine-generated displays on display devices such as computer monitors, projection devices, audio-generating devices, and related media devices, and may include hardcopy printouts that are also machine-generated. Computer control of other machines is another tangible result.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
Description
- This invention relates to data converter systems, and more particularly to analog-to-digital and digital-to-analog converters.
- Larger system chips such as a System-on-a-Chip (SoC) often include analog as well as digital circuits. Signals may cross from the digital domain to the analog domain, and vice-versa. Analog signals may be converted to digital for complex processing, such as by a Digital Signal Processor (DSP), and results may be converted from digital to analog. Some system chips may be configurable to fit several applications, and these applications may have different requirements for analog-digital conversions. However, it is desirable to use the same analog-digital converter circuits for these varied applications.
- Many types of Analog-to-Digital Converters (ADC's) have been used for a wide variety of applications. Flash ADC's compare analog signal voltages to multiple voltage levels in an instant to produce a multi-bit digital word that represents the analog voltage. Successive-approximation ADC's use a series of stages to convert an analog voltage to digital bits. Each stage compares an analog voltage to a reference voltage, producing one digital bit. In sub-ranging ADC's, each stage compares an analog voltage to several voltage levels, so that each stage produces several bits. Succeeding stages generate lower-significant digital bits than do earlier stages in the pipeline.
- Algorithmic, re-circulating, or recycling ADC's use a loop to convert an analog voltage. The analog voltage is sampled and compared to produce a most-significant digital bit. Then the digital bit is converted back to analog and subtracted from the analog voltage to produce a residue voltage. The residue voltage is then multiplied by two and looped back to the comparator to generate the next digital bit. Thus the digital bits are generated over multiple cycles in the same comparator stage.
-
FIG. 1 shows a Successive-Approximation-Register ADC. Successive-Approximation-Register SAR 302 receives a clock CLK and contains a register value that is changed to gradually zero-in on a close approximation of the analog input voltage VIN. For example, the value in SAR 302 may first be 0.5, then 0.25, then 0.375, then 0.312, then 0.281, then 0.296, then 0.304, then 0.308, then 0.31, then 0.311, and finally 0.312 when comparing to a VIN of 0.312 volts.SAR 302 outputs the current register value to digital-to-analog converter (DAC) 300, which receives a reference voltage VREF and converts the register value to an analog voltage VA. - The input analog voltage VIN is applied to sample-and-
hold circuit 304, which samples and holds the value of VIN. For example, a capacitor can be charged by VIN and then the capacitor isolated from VIN to hold the analog voltage. The sampled input voltage from sample-and-hold circuit 304 is applied to the inverting input ofcomparator 306. The converted analog voltage VA is applied to the non-inverting input ofcomparator 306. -
Comparator 306 compares the converted analog voltage VA to the sampled input voltage and generates a high output when the converted analog voltage VA is above the sampled VIN, and the register value inSAR 302 is too high. The register value inSAR 302 can then be reduced. - When the converted analog voltage VA is below the sampled input voltage,
comparator 306 generates a low output toSAR 302. The register value inSAR 302 is too low. The register value inSAR 302 can then be increased for the next cycle. - The register value from
SAR 302 is a binary value of N bits, with D(N−1) being the most-significant-bit (MSB) and D0 being the least-significant-bit (LSB).SAR 302 can first set the MSB D(N−1), then compare the converted analog voltage VA to the input voltage VIN, then adjust the MSB and/or set the next MSB D(N−2) based on the comparison. The set and compare cycle repeats until after N cycles the LSB is set. After the last cycle, the end-of-cycle EOC signal is activated to signal completion. A state machine or other controller can be used with or included insideSAR 302 to control sequencing. - Since ADC's may be relatively large circuits, it is desirable to use ADC's for many applications. It is also desired to use some of the ADC circuits for conversion in the reverse direction, as a DAC. A dual-use circuit that can be used for both an ADC and a DAC is desirable. Circuit components that can be used for both an ADC and a DAC are desirable. A comparator stage that can be configured for use in an ADC and re-configured for use in a DAC is desirable.
-
FIG. 1 shows a Successive-Approximation-Register ADC. -
FIG. 2 shows a re-configurable comparator stage that can be used in both an ADC and in a DAC. -
FIG. 3 shows a dual-use ADC/DAC. -
FIG. 4 is a schematic diagram of a re-configurable comparator stage operating in the ADC mode. -
FIG. 5 is a schematic diagram of the re-configurable comparator stage operating in the DAC mode. - The present invention relates to an improvement in combined ADC/DAC's. The following description is presented to enable one of ordinary skill in the art to make and use the invention as provided in the context of a particular application and its requirements. Various modifications to the preferred embodiment will be apparent to those with skill in the art, and the general principles defined herein may be applied to other embodiments. Therefore, the present invention is not intended to be limited to the particular embodiments shown and described, but is to be accorded the widest scope consistent with the principles and novel features herein disclosed.
- The inventors have realized that a comparator stage in a SAR ADC can be re-configured for use in a charge-scaling DAC. Capacitors used in the SAR ADC can be re-used in the DAC, and a re-configurable comparator stage can be used in both the ADC and the DAC. The re-configurable stage can have an amplifier that acts as a comparator in ADC mode, and acts as a stable unity-gain operation amplifier in DAC mode.
-
FIG. 2 shows a re-configurable comparator stage that can be used in both an ADC and in a DAC. An input voltage V+, V− is generated by an array of capacitors that can be switched in a sequence during a conversion process. Re-configurablecomparator stage 200 has differential pre-amplifier 330 that receives a differential input, either V+, V− in ADC mode whenswitch 250 is closed, or V+, DAC_OUT in DAC mode whenswitch 250 is open andswitch 252 is closed. - Differential pre-amplifier 330 amplifies the voltage difference on its inputs and generates a differential output. The differential output is applied through
switches differential latch 332, which latches the voltage difference and generates a compare output COMP_OUT. The compare output indicates when V+was high than V−. Control logic can switch different capacitors to generate V+, V−, allowing re-configurable comparator stage to determine which capacitor sizes produce voltages above and below a sampled analog input voltage, and to then generate a digital value based on these comparison results. - The differential output from
differential pre-amplifier 330 is also applied throughswitches differential amplifier 334, which amplifies the voltage difference and generates an analog voltage DAC_OUT. The DAC output is the sum of voltages on capacitors connected to the V+ input line by the capacitor array. A digital value can control switches in the capacitor array to connect some capacitors and not others. The charge stored on the connected capacitors represent the digital value. The charges are converted to voltages which are amplified and output bydifferential amplifier 334, which acts as a unity gain operational amplifier (op amp). The DAC output is fed back throughswitch 252 to the inverting input ofdifferential pre-amplifier 330. The DAC output is adjusted byre-configurable comparator stage 200 until it matches the V+ input. -
FIG. 3 shows a dual-use ADC/DAC.Re-configurable comparator stage 200 was shown inFIG. 2 , withswitch 250 closing for ADC mode and switch 252 closing for DAC mode.Re-configurable comparator stage 200 operates as a differential comparator in ADC mode, and as a unity-gain feedback op amp in DAC mode. - The sizes of capacitors 238-230 increase in binary weights, such as C, 2C, 4C, 8C, 16C, 32C . . . 1KC, 2KC, 4KC, 16KC, 32KC. This array of binary-weighted capacitors 230-238 and
terminal capacitor 239 are switched by switches 210-219. Each capacitor is controlled by a binary bit from a digital value, such as a digital value in a register or Successive-Approximation-Register (SAR). The binary bit can be merged with other control or timing information, such as fromcontrol logic 204 or a sequencer or multi-phase non-overlapping clock. For example, the 32-bit binary value 10 . . . 010 causes switch 210 to connect32K capacitor 230 to VREF, switch 212 to connect16K capacitor 232 to ground, . . . switch 214 to connect4C capacitor 234 to ground. switch 216 to connect2C capacitor 236 to VREF, and switch 218 to connect1C capacitor 284 to ground. - Binary-weighted capacitors 230-238 and
terminal capacitor 239 are switched by switches 210-219 to connect each to either ground, reference voltage VREF, or input voltage VIN+ throughswitch 284 andresistor 280. The other plates of binary-weighted capacitors 230-238 andterminal capacitor 239 connect to charge-sharing line V+, which is applied to the non-inverting (+) input ofre-configurable comparator stage 200. As switches 210-218 connect capacitors 230-238 to different voltages VREF, VIN+, and ground, charge is moved from capacitors 230-238 through charge-sharing line V+ toterminal capacitor 239.Terminal capacitor 239 has a capacitance value of C, which is the same as the capacitance value of thesmallest 1C capacitor 238 in binary-weighted capacitors 230-238. - The voltage on charge-sharing line V+ is a function of these voltages and capacitance values. Charge is conserved on charge-sharing line V+, so changing voltages causes charge to shift from one capacitor to another. For example, when all capacitors are switched to ground, and then only 2C
capacitor 236 is switched to VREF, the voltage on charge-sharing line V+ is VREF*(2C/Ctotal), where Ctotal is the sum of capacitors 230-239. - In general, V+=(VREF/2)*sum(bi/Ci), where bi is the binary bit, either 1 or 0, that controls the switch to VREF for capacitor i, and Ci is the binary weight of capacitor ratio i, such as 1, 2, 4, 8, . . . 16K, 32K. Other equations may apply for other switching methods or circuit arrangements, depending on the charge-sharing methods used.
- Likewise, the sizes of capacitors 228-220 increase in binary weights, such as C, 2C, 4C, 8C, 16C, 32C, . . . 1KC, 2KC, 4KC, 16KC, 32KC. Capacitors 220-228 and
terminal capacitor 229 are switched by switches 240-249. Each capacitor is controlled by a binary bit from a digital value, such as a digital value in a register or Successive-Approximation-Register (SAR). The binary bit can be merged with other control or timing information, such as fromcontrol logic 204 or a sequencer or multi-phase non-overlapping clock. - Binary-weighted capacitors 220-228 and
terminal capacitor 229 are switched by switches 240-249 to connect each to either ground, reference voltage VREF, or input voltage VIN− throughswitch 286 andresistor 282. The other plates of binary-weighted capacitors 220-228 andterminal capacitor 229 connect to charge-sharing line V−, which is applied to the inverting (−) input ofre-configurable comparator stage 200 throughswitch 250 during ADC mode. As switches 240-248 connect capacitors 220-228 to different voltages VREF, VIN−, and ground, charge is moved from capacitors 220-228 through second charge-sharing line V− toterminal capacitor 229.Terminal capacitor 229 has a capacitance value of C, which is the same as the capacitance value of thesmallest 1C capacitor 228 in binary-weighted capacitors 220-228. - The voltage on second charge-sharing line V− is a function of these voltages and capacitance values. Charge is conserved on charge-sharing line V−, so changing voltages causes charge to shift from one capacitor to another.
- During DAC mode, switches 284, 286, 250 are open. Second charge-sharing line V− is disconnected from
re-configurable comparator stage 200, and binary-weighted capacitors 220-228 andterminal capacitor 229 are not used in DAC mode. Instead, the DAC output DAC_OUT fromre-configurable comparator stage 200 is fed back throughswitch 252 to the inverting input ofre-configurable comparator stage 200 to provide unity-gain feedback.Re-configurable comparator stage 200 adjusts DAC_OUT until DAC_OUT is the same voltage as V+. DAC_OUT may then be output as the analog voltage that is represented by the binary bits that were applied to switches 210-218 to select which of binary-weighted capacitors 230-238 are driven by VREF and share charge withterminal capacitor 229 to generate V+. -
Control logic 204 examines the compare output COMP_OUT ofre-configurable comparator stage 200 during ADC mode as different ones of binary-weighted capacitors 220-228 and 230-238 are switched to the various voltages VIN+, VIN−, VREF, ground. While the capacitors are being switches andre-configurable comparator stage 200 is comparing voltages,control logic 204 outputs a BUSY signal. Once all binary bits have been tested and the final digital value that most closely matches the analog inputs VIN+, VIN− is reached, BUSY is deasserted and a success output code can be output. A failure code or other diagnostic code may also be output. The number of significant bits, or size of the binary value may be adjusted or set forcontrol logic 204, such as for different applications. Applications that need more significant bits may require thatcontrol logic 204 take more time to test more binary bits against the input analog voltage. - Two switches to ground (not shown) may be used to drive V+, V− to ground or any other reference voltage. Another switch (not shown) between V+, V− may be added to equalize V+, V−.
- Having a single amplifier connected to the charge-sharing lines V+, V− is better than having two or more separate amplifiers, since the loading on the charge-sharing lines V+, V− is reduced. Less distortion of charge-sharing and better conversion accuracy results when the amplifier load capacitance on the charge-sharing line is small.
-
FIG. 4 is a schematic diagram of a re-configurable comparator stage operating in the ADC mode.Current source 26 supplies a current to the sources of p-channel differential transistors - In the ADC mode, switches 28, 30 close to sink current from
differential transistor 22 throughsink resistor 32, and to sink current fromdifferential transistor 24 throughsink resistor 34.Sink resistor differential pre-amplifier 330 ofFIG. 2 , which includesdifferential transistors -
Switches switches FIG. 2 , and the right side ofFIG. 4 corresponds todifferential latch 332 ofFIG. 2 . The differential latch includes cross-coupled n-channel transistors Current source 48 provides a latching current to the sources of p-channel trigger transistors differential transistors - The voltage difference V+, V− created in the switched capacitor array is amplified by
differential transistors channel trigger transistors channel transistors channel transistors channel transistors channel transistors - The drain of cross-coupled n-
channel transistor 66 is connected to the drain and gate of n-channel transistor 74, which helps to secure and hold the latched state. The gate voltage of n-channel transistor 74 is mirrored to the gate of n-channel transistor 46, which sinks a current from the series of p-channel source transistor 40, p-channel cascode transistor 42, and n-channel cascode transistor 44. Bias voltage BIASP is generated from the node between the drains ofcascode transistors channel source transistor 40 and also to p-channel source transistor 50 in the output leg. - The opposite state is latched into the drain of cross-coupled n-
channel transistor 68, which is connected to the drain and gate of n-channel transistor 76, which helps to secure and hold the opposite latched state. The gate voltage of n-channel transistor 76 is mirrored to the gate of n-channel transistor 56, which sinks a current from output leg series of p-channel source transistor 50, p-channel cascode transistor 52, and n-channel cascode transistor 54. - The gates of p-
channel cascode transistors channel cascode transistors - The drains of
cascode transistors -
FIG. 5 is a schematic diagram of the re-configurable comparator stage operating in the DAC mode. In the pre-amplifier stage,current source 26 supplies a current to the sources of p-channel differential transistors switch 252 ofFIG. 2 to provide feedback for unity gain. The digital value from the SAR drives the switches to the binary-weighted capacitors in the capacitor array, causing charge sharing which shifts the voltage of V+. This voltage of V+ is sensed and buffered to generate DAC_OUT, which is an analog voltage that represents the digital value that selected the capacitors connected to V+. - In the DAC mode, switches 28, 30 remain open to disconnect
differential transistors sink resistors sink resistors channel differential transistors current source 26 act as a differential input stage rather than a pre-amplifier. The current difference among p-channel differential transistors switches -
Switches switches FIG. 2 , and the right side ofFIG. 5 corresponds todifferential amplifier 334 ofFIG. 2 . The biasing leg includes p-channel bias transistor 112, p-channel cascode transistor 114, n-channel cascode transistor 116, and n-channel bias transistor 118 in series between power and ground. - The main leg includes p-
channel bias transistor 122, p-channel cascode transistor 124, p-channel compensating transistor 126, n-channel compensating transistor 128, n-channel cascode transistor 132, and n-channel bias transistor 134 in series between power and ground. The output leg includes p-channel output transistor 130 and n-channel output transistor 140 in series between power and ground, with their drains driving DAC output DAC_OUT. - The current switched through p-
channel differential transistor 22 is sent throughswitch 120 to the source of n-channel cascode transistor 132 in the main leg, which acts as a cascode or source-follower amplifier transistor. The current switched through p-channel differential transistor 24 is sent throughswitch 110 to the source of n-channel cascode transistor 116 in the biasing leg, which also acts as a cascode or source-follower amplifier transistor in the biasing leg. The current difference is amplified by the biasing and main legs to drive the output leg. - Compensating
capacitor 142 is connected between the output leg and the main leg. Compensatingcapacitor 142 connects high-frequency components between DAC_OUT and the gates and drains of p-channel compensating transistor 126 and n-channel compensating transistor 128. Compensatingcapacitor 142 provides feedback from the DAC_OUT output to the main stage and provides pole compensation that is adjustable by setting the capacitance value of compensatingcapacitor 142. The capacitance value can be determined by simulation. - The drains of p-
channel cascode transistor 114 and n-channel cascode transistor 116 in the biasing leg generate bias voltage BIASP, which is applied to the gates of p-channel bias transistors - Several other embodiments are contemplated by the inventors. For example other implementations and circuits of the amplifiers, latches, pre-amplifiers, etc. may be substituted. The cascode structure can be removed if VDD is low or the gain for the main amplifier is sufficient for the application. Buffer stage with
transistors FIG. 4 . The number of bits in the register value inSAR 302 can be adjusted to achieve the desired accuracy. For example, when N is 16 bits and VREF is 2 volts, the LBS represents 30 micro-volts, which is the precision of the ADC. A different number of bits could be substituted for a different precision, and the number of bits could be fixed or could be variable. - Some embodiments may not use all components. For example, switches 284, 286 of
FIG. 3 may be deleted in some embodiments. Different kinds of switches may be used, such as 2-way switches rather than 3-way switches. Muxes may be used as switches. The input resistors 280, 282 may be deleted or replaced with more complex input filters. Multiple levels of switches may be used, such as 2-way switches for switches 210-218, and then an overall switch that connects either VIN+ or VREF to these 2-way switches. - While binary-weighted capacitors have been described, other weightings could be substituted, such as decimally-weighted capacitors, prime-weighted capacitors, or linearly-weighted capacitors, or octal-weighted capacitors. The digital value could be in these other number systems, such as octal numbers rather than binary numbers.
- Rather than use p-channel differential transistors, the circuit can be inverted or reversed and n-channel differential transistors substituted, and other p-channel transistors swapped to n-channel transistors, supply rails reversed, etc. Inversions may be added by swapping inverting and non-inverting inputs as desired, but do not change the overall function and thus may be considered equivalents.
- The resistance and capacitance values may vary in different patterns. Capacitors, resistors, and other filter elements may be added. Switches could be n-channel transistors, p-channel transistors, or transmission gates with parallel n-channel and p-channel transistors.
- Additional components may be added at various nodes, such as resistors, capacitors, inductors, transistors, etc., and parasitic components may also be present. Enabling and disabling the circuit could be accomplished with additional transistors or in other ways. Pass-gate transistors or transmission gates could be added for isolation.
- Inversions may be added, or extra buffering. The final sizes of transistors and capacitors may be selected after circuit simulation or field testing. Metal-mask options or other programmable components may be used to select the final capacitor, resistor, or transistor sizes.
- Comparison of a reference voltage to a single analog voltage could be used, or a differential analog voltage could be compared. The differential input voltage could be latched and then the latched single-ended voltage compared to the DAC voltage. The first voltage could be sampled by a capacitor; then the second voltage could be sampled by the same capacitor. The differential charge is stored on another capacitor through the feedback of the amplifier. Another method for comparing differential analog voltages is to put a differential amplifier at the input with a defined gain. While an operational amplifier (op amp) has been described, other kinds of comparators could be used, such as non-amplifying compare buffers.
- Rather than have two arrays of binary-weighted capacitors, only one array may be used for the V+ line, along with a single voltage, such as ground or Vref, or a few capacitors on the V− line.
- While positive currents have been described, currents may be negative or positive, as electrons or holes may be considered the carrier in some cases. Source and sink currents may be interchangeable terms when referring to carriers of opposite polarity. Currents may flow in the reverse direction.
- An equalizing switch could be added between V+ and V−. Two grounding switches could be used on the true and complement inputs lines of the inputs to
re-configurable comparator stage 200. Rather than grounding, some switches could connect to another fixed voltage, such as VDD or VDD/2. -
Current sources - The circuit designer may choose resistors, capacitors, transistors, and other components to have a ratio that produces the desired reference voltages. While Complementary-Metal-Oxide-Semiconductor (CMOS) transistors have been described, other transistor technologies and variations may be substituted, and materials other than silicon may be used, such as Galium-Arsinide (GaAs) and other variations.
- The background of the invention section may contain background information about the problem or environment of the invention rather than describe prior art by others. Thus inclusion of material in the background section is not an admission of prior art by the Applicant.
- Any methods or processes described herein are machine-implemented or computer-implemented and are intended to be performed by machine, computer, or other device and are not intended to be performed solely by humans without such machine assistance. Tangible results generated may include reports or other machine-generated displays on display devices such as computer monitors, projection devices, audio-generating devices, and related media devices, and may include hardcopy printouts that are also machine-generated. Computer control of other machines is another tangible result.
- Any advantages and benefits described may not apply to all embodiments of the invention. When the word “means” is recited in a claim element, Applicant intends for the claim element to fall under 35 USC Sect. 112, paragraph 6. Often a label of one or more words precedes the word “means”. The word or words preceding the word “means” is a label intended to ease referencing of claim elements and is not intended to convey a structural limitation. Such means-plus-function claims are intended to cover not only the structures described herein for performing the function and their structural equivalents, but also equivalent structures. For example, although a nail and a screw have different structures, they are equivalent structures since they both perform the function of fastening. Claims that do not use the word “means” are not intended to fall under 35 USC Sect. 112, paragraph 6. Signals are typically electronic signals, but may be optical signals such as can be carried over a fiber optic line.
- The foregoing description of the embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/345,844 US7741981B1 (en) | 2008-12-30 | 2008-12-30 | Dual-use comparator/op amp for use as both a successive-approximation ADC and DAC |
CN2009101762482A CN101662283B (en) | 2008-12-30 | 2009-09-08 | Dual-purpose comparator/operational amplifier used as successive approximation analog-to-digital converter and digital-to-analog converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/345,844 US7741981B1 (en) | 2008-12-30 | 2008-12-30 | Dual-use comparator/op amp for use as both a successive-approximation ADC and DAC |
Publications (2)
Publication Number | Publication Date |
---|---|
US7741981B1 US7741981B1 (en) | 2010-06-22 |
US20100164761A1 true US20100164761A1 (en) | 2010-07-01 |
Family
ID=41790115
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/345,844 Expired - Fee Related US7741981B1 (en) | 2008-12-30 | 2008-12-30 | Dual-use comparator/op amp for use as both a successive-approximation ADC and DAC |
Country Status (2)
Country | Link |
---|---|
US (1) | US7741981B1 (en) |
CN (1) | CN101662283B (en) |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110115661A1 (en) * | 2009-11-19 | 2011-05-19 | Linear Technology Corporation | Analog-to-digital converter |
CN102355266A (en) * | 2011-07-28 | 2012-02-15 | 上海宏力半导体制造有限公司 | Successive approximation register analog-digital converter |
US20120218235A1 (en) * | 2011-02-25 | 2012-08-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Systems And Methods Providing Active And Passive Charge Sharing In A Digital To Analog Converter |
US8471749B2 (en) * | 2011-07-18 | 2013-06-25 | Freescale Semiconductor, Inc. | Comparator |
US9455045B1 (en) | 2015-04-20 | 2016-09-27 | Integrated Device Technology, Inc. | Controlling operation of a timing device using an OTP NVM to store timing device configurations in a RAM |
US9495285B2 (en) | 2014-09-16 | 2016-11-15 | Integrated Device Technology, Inc. | Initiating operation of a timing device using a read only memory (ROM) or a one time programmable non volatile memory (OTP NVM) |
US9553570B1 (en) | 2014-12-10 | 2017-01-24 | Integrated Device Technology, Inc. | Crystal-less jitter attenuator |
US9553602B1 (en) * | 2016-03-21 | 2017-01-24 | Integrated Device Technology, Inc. | Methods and systems for analog-to-digital conversion (ADC) using an ultra small capacitor array with full range and sub-range modes |
US9581973B1 (en) | 2016-03-29 | 2017-02-28 | Integrated Device Technology, Inc. | Dual mode clock using a common resonator and associated method of use |
US9590637B1 (en) | 2015-08-28 | 2017-03-07 | Integrated Device Technology, Inc. | High-speed programmable frequency divider with 50% output duty cycle |
US9614508B1 (en) | 2015-12-03 | 2017-04-04 | Integrated Device Technology, Inc. | System and method for deskewing output clock signals |
US9654121B1 (en) | 2016-06-01 | 2017-05-16 | Integrated Device Technology, Inc. | Calibration method and apparatus for phase locked loop circuit |
US9692394B1 (en) | 2016-03-25 | 2017-06-27 | Integrated Device Technology, Inc. | Programmable low power high-speed current steering logic (LPHCSL) driver and method of use |
US9698787B1 (en) | 2016-03-28 | 2017-07-04 | Integrated Device Technology, Inc. | Integrated low voltage differential signaling (LVDS) and high-speed current steering logic (HCSL) circuit and method of use |
US9847869B1 (en) | 2015-10-23 | 2017-12-19 | Integrated Device Technology, Inc. | Frequency synthesizer with microcode control |
US9852039B1 (en) | 2016-02-03 | 2017-12-26 | Integrated Device Technology, Inc | Phase locked loop (PLL) timing device evaluation system and method for evaluating PLL timing devices |
US9859901B1 (en) | 2016-03-08 | 2018-01-02 | Integrated Device Technology, Inc. | Buffer with programmable input/output phase relationship |
US9906745B2 (en) | 2013-12-12 | 2018-02-27 | Cista System Corp. | Column comparator system and method for comparing a ramping signal and an input signal |
US9954541B1 (en) | 2016-03-29 | 2018-04-24 | Integrated Device Technology, Inc. | Bulk acoustic wave resonator based fractional frequency synthesizer and method of use |
US9954516B1 (en) | 2015-08-19 | 2018-04-24 | Integrated Device Technology, Inc. | Timing device having multi-purpose pin with proactive function |
US10075284B1 (en) | 2016-01-21 | 2018-09-11 | Integrated Device Technology, Inc. | Pulse width modulation (PWM) to align clocks across multiple separated cards within a communication system |
WO2018195350A1 (en) * | 2017-04-21 | 2018-10-25 | Abhishek Bandyopadhyay | Analog-to-digital converter circuit and techniques |
CN109792251A (en) * | 2018-05-31 | 2019-05-21 | 深圳市汇顶科技股份有限公司 | Successive approximation register (SAR) analog-digital converter (ADC) with changeable reference voltage |
US10461767B1 (en) | 2018-05-31 | 2019-10-29 | Shenzhen GOODIX Technology Co., Ltd. | Successive approximation register (SAR) analog to digital converter (ADC) with switchable reference voltage |
KR102153925B1 (en) * | 2019-07-26 | 2020-09-09 | 국민대학교산학협력단 | Method of operating analog-to-digital converter, analog-to-digital converter using the same, and multi-channel analog-to-digital converter |
WO2021080721A1 (en) * | 2019-10-25 | 2021-04-29 | Qualcomm Incorporated | Noise shaping analog-to-digital converter |
US11196434B1 (en) | 2020-10-02 | 2021-12-07 | Qualcomm Incorporated | Successive approximation register (SAR) analog-to-digital converter (ADC) with noise-shaping property |
WO2022040478A1 (en) * | 2020-08-19 | 2022-02-24 | Kyocera International Inc. | Peripheral for amplifier linearization with complementary compensation |
TWI782739B (en) * | 2020-12-18 | 2022-11-01 | 美商豪威科技股份有限公司 | Comparator stage with dc cut device for single slope analog to digital converter |
US11522556B1 (en) | 2021-07-26 | 2022-12-06 | Qualcomm Incorporated | Noise-shaping successive approximation register (SAR) analog-to-digital converter |
Families Citing this family (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7679443B2 (en) * | 2006-08-31 | 2010-03-16 | Texas Instruments Incorporated | System and method for common mode translation |
JP2010166298A (en) * | 2009-01-15 | 2010-07-29 | Fujitsu Ltd | Analog-to-digital circuit |
JP2010171627A (en) * | 2009-01-21 | 2010-08-05 | Sony Corp | Semiconductor integrated circuit, liquid crystal driver circuit, and liquid crystal display apparatus |
TWI470939B (en) * | 2009-11-04 | 2015-01-21 | Pixart Imaging Inc | Analog-to-digital converter and related calibratable comparator |
CN101825694B (en) * | 2010-04-01 | 2013-02-06 | 北京大学 | Offset capacitance automatic calibration circuit and method |
EP2378668B1 (en) * | 2010-04-15 | 2013-03-27 | Integrated Device Technology, Inc. | AD converter |
JP5051265B2 (en) * | 2010-04-15 | 2012-10-17 | 株式会社デンソー | A / D converter and signal processing circuit |
FR2962273B1 (en) * | 2010-06-30 | 2012-07-27 | Inst Polytechnique Grenoble | SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTER WITH TESTING CIRCUIT |
US8130133B2 (en) * | 2010-07-27 | 2012-03-06 | Linear Technology Corporation | A/D converter using isolation switches |
CN102780491A (en) * | 2011-05-11 | 2012-11-14 | 联咏科技股份有限公司 | Digital-to-analog conversion circuit with quick self test and test method thereof |
US8258864B1 (en) * | 2011-09-21 | 2012-09-04 | Hong Kong Applied Science And Technology Research Institute Co., Ltd. | Ultra low voltage multi-stage high-speed CMOS comparator with autozeroing |
US8416107B1 (en) | 2011-09-28 | 2013-04-09 | Hong Kong Applied Science & Technology Research Institute Company Ltd. | Charge compensation calibration for high resolution data converter |
US8587465B2 (en) | 2011-10-11 | 2013-11-19 | International Business Machines Corporation | Successive approximation analog to digital converter with comparator input toggling |
KR101839862B1 (en) * | 2011-11-25 | 2018-03-21 | 한국전자통신연구원 | Successive approximation register analog-to-digital converter and operation method thereof |
US8576099B2 (en) | 2012-02-03 | 2013-11-05 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Digital-to-analog converter (DAC) with common mode tracking and analog-to-digital converter (ADC) functionality to measure DAC common mode voltage |
US8766839B2 (en) * | 2012-09-07 | 2014-07-01 | Texas Instruments Incorporated | Reducing the effect of elements mismatch in a SAR ADC |
AU2014232255B2 (en) * | 2013-03-15 | 2017-08-31 | Alfred E. Mann Foundation For Scientific Research | High voltage monitoring successive approximation analog to digital converter |
CN103414474B (en) * | 2013-08-27 | 2016-04-27 | 成都启臣微电子有限公司 | High-precision small-signal difference analog-digital converter |
CN103595412B (en) * | 2013-10-15 | 2016-09-28 | 西安邮电大学 | The capacitor array of the little area of low-power consumption and repositioning method thereof and logic control method |
US9547037B2 (en) * | 2014-02-19 | 2017-01-17 | Nxp Usa, Inc. | System and method for evaluating a capacitive interface |
CN104253613B (en) * | 2014-09-11 | 2017-06-13 | 电子科技大学 | A kind of low pressure ultra-low-power high-precision comparator of SAR ADC |
US9219492B1 (en) * | 2014-09-19 | 2015-12-22 | Hong Kong Applied Science & Technology Research Institute Company, Limited | Loading-free multi-stage SAR-assisted pipeline ADC that eliminates amplifier load by re-using second-stage switched capacitors as amplifier feedback capacitor |
CN107113003B (en) * | 2014-10-23 | 2019-04-19 | 美国莱迪思半导体公司 | Analog-digital converter based on successive approximation register |
WO2016106478A1 (en) * | 2014-12-29 | 2016-07-07 | 中国科学院半导体研究所 | Analogue readout pre-processing circuit for cmos image sensor and control method therefor |
US9613178B2 (en) | 2015-01-13 | 2017-04-04 | The United States Of America, As Represented By The Secretary Of The Army | Integrated circuit topologies for discrete circuits |
CN106257840B (en) * | 2015-06-18 | 2020-03-10 | 中芯国际集成电路制造(上海)有限公司 | Dynamic comparator and analog-to-digital converter including the same |
US9455731B1 (en) * | 2015-08-05 | 2016-09-27 | Analog Devices Global | Digital-to-analog converter with digital charge sharing components |
US9712126B2 (en) * | 2015-08-14 | 2017-07-18 | Qualcomm Incorporated | Automatically calibrating operational amplifier (op-amp) systems for mitigating effects of offset voltages |
CN105119602B (en) * | 2015-08-28 | 2019-01-29 | 西安启微迭仪半导体科技有限公司 | Switching capacity comparator circuit in a kind of analog-digital converter |
CN105591650B (en) * | 2015-12-18 | 2019-01-18 | 豪威科技(上海)有限公司 | Analog-digital converter and its automatic correcting method |
CN108496086B (en) | 2016-01-29 | 2019-07-05 | Abb瑞士股份有限公司 | Failure allows capacitor device |
JP6650788B2 (en) * | 2016-03-07 | 2020-02-19 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US10084463B2 (en) | 2016-07-12 | 2018-09-25 | Qualcomm Incorporated | Reconfigurable transceivers |
CN107172372B (en) * | 2017-04-24 | 2020-04-17 | 吉林大学 | High-precision array analog-to-digital converter applied to CMOS image sensor |
KR101844555B1 (en) * | 2017-05-11 | 2018-04-02 | 울산과학기술원 | Successive approximation register analog-to-digital converter combined with flash analog-to-digital converter |
US10305452B2 (en) * | 2017-09-28 | 2019-05-28 | Microchip Technology Incorporated | Five-level switched-capacitance DAC using bootstrapped switches |
TWI657666B (en) * | 2017-10-31 | 2019-04-21 | 聯陽半導體股份有限公司 | Analog-to-digital converter and calibration method thereof and callbration apparatus |
JP2019149762A (en) * | 2018-02-28 | 2019-09-05 | 株式会社日立製作所 | Successive approximation a-d converter and sensor device |
US10680636B2 (en) * | 2018-03-26 | 2020-06-09 | Samsung Electronics Co., Ltd. | Analog-to-digital converter (ADC) with reset skipping operation and analog-to-digital conversion method |
US10673455B2 (en) | 2018-05-11 | 2020-06-02 | Texas Instruments Incorporated | Sample and hold circuit with indefinite holding time |
US10291252B1 (en) * | 2018-05-31 | 2019-05-14 | Shenzhen GOODIX Technology Co., Ltd. | Successive approximation register (SAR) analog to digital converter (ADC) dynamic range extension |
US10608655B1 (en) * | 2018-12-06 | 2020-03-31 | Analog Devices, Inc. | Inter-stage gain calibration in double conversion analog-to-digital converter |
JP2020107985A (en) * | 2018-12-27 | 2020-07-09 | ルネサスエレクトロニクス株式会社 | Analog-digital conversion circuit and signal conversion method thereof |
US10763875B2 (en) * | 2019-01-11 | 2020-09-01 | Realtek Semiconductor Corporation | Switched capacitor circuit and analog-to-digital converter device |
US10554181B1 (en) * | 2019-02-08 | 2020-02-04 | Analog Devices International Unlimited Company | Comparator preamplifier robust to variations in supply and common-mode |
CN111669177B (en) * | 2019-03-05 | 2023-11-17 | 武汉杰开科技有限公司 | Analog-to-digital converter |
EP3716487A1 (en) * | 2019-03-27 | 2020-09-30 | Nxp B.V. | A capacitive sampling circuit |
CN110945744B (en) * | 2019-05-07 | 2023-12-15 | 香港应用科技研究院有限公司 | Digital shunt regulation for wireless power receiver |
CN110149045B (en) * | 2019-05-17 | 2020-10-02 | 东南大学 | High-energy-efficiency switch capacitor power converter |
TWI717900B (en) * | 2019-11-14 | 2021-02-01 | 財團法人成大研究發展基金會 | Sar adc and a reference ripple suppression circuit adaptable thereto |
CN111211782B (en) * | 2020-01-21 | 2022-04-01 | 中国电子科技集团公司第二十四研究所 | High-speed successive approximation type analog-to-digital converter with leakage current compensation function |
US11258364B2 (en) * | 2020-04-09 | 2022-02-22 | High Tech Technology Limited | Flexible array of DC-DC converters reconfigurable using a shared serial bus |
CN111431536B (en) | 2020-05-18 | 2023-05-02 | 深圳市九天睿芯科技有限公司 | Subunit, MAC array and bit width reconfigurable analog-digital mixed memory internal computing module |
CN112217516B (en) * | 2020-08-31 | 2023-08-11 | 西安电子科技大学 | Time domain unipolar double folding circuit and time domain ADC |
CN114256905A (en) * | 2020-09-22 | 2022-03-29 | 深圳英集芯科技股份有限公司 | Voltage detection chip, battery and electronic equipment |
TWI748735B (en) * | 2020-11-06 | 2021-12-01 | 瑞昱半導體股份有限公司 | Sample and hold circuit and method |
CN112468746B (en) * | 2020-11-13 | 2023-04-07 | 中国电子科技集团公司第二十四研究所 | Focal plane digital pixel gain fine-tuning circuit |
US11196431B1 (en) * | 2021-01-04 | 2021-12-07 | Realtek Semiconductor Corp. | High-speed time division duplexing transceiver for wired communication and method thereof |
CN114759927B (en) * | 2022-01-28 | 2024-11-08 | 东南大学 | Successive approximation type analog-to-digital converter circuit applied to analog memory calculation |
CN115004042A (en) * | 2022-04-20 | 2022-09-02 | 香港应用科技研究院有限公司 | Low power voltage detector for low voltage CMOS processes |
CN115149948B (en) * | 2022-07-15 | 2024-10-01 | 电子科技大学 | PIPELINED SAR ADC with high linearity characteristic |
CN116380135B (en) * | 2023-06-06 | 2023-08-11 | 成都市晶蓉微电子有限公司 | Charge transfer balance type capacitor-to-voltage conversion circuit |
CN118199535A (en) * | 2024-04-10 | 2024-06-14 | 无锡百塔尖微电子科技有限公司 | Circuit for sharing amplifier and pipeline analog-to-digital converter using same |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4609906A (en) * | 1983-08-26 | 1986-09-02 | Rockwell International Corporation | Digital-to-analog/analog-to-digital dual mode circuit |
US5995033A (en) * | 1998-02-02 | 1999-11-30 | Motorola Inc. | Signal conditioning circuit including a combined ADC/DAC, sensor system, and method therefor |
US6255972B1 (en) * | 1999-06-24 | 2001-07-03 | Agere Systems Guardian Corp. | Configurable data converter |
US6359575B1 (en) * | 1999-12-09 | 2002-03-19 | National Instruments Corporation | Analog to digital converter having a digital to analog converter mode |
US7138932B1 (en) * | 2005-05-18 | 2006-11-21 | Ite Tech. Inc. | Signal converting apparatus for integrating analog-to-digital converter and digital-to-analog converter and integration unit |
US7265705B1 (en) * | 2006-08-10 | 2007-09-04 | National Semiconductor Corporation | Opamp and capacitor sharing scheme for low-power pipeline ADC |
US7471227B2 (en) * | 2006-08-18 | 2008-12-30 | Micron Technology, Inc. | Method and apparatus for decreasing layout area in a pipelined analog-to-digital converter |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4751667B2 (en) * | 2005-08-12 | 2011-08-17 | 富士通セミコンダクター株式会社 | Successive comparison AD converter. |
-
2008
- 2008-12-30 US US12/345,844 patent/US7741981B1/en not_active Expired - Fee Related
-
2009
- 2009-09-08 CN CN2009101762482A patent/CN101662283B/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4609906A (en) * | 1983-08-26 | 1986-09-02 | Rockwell International Corporation | Digital-to-analog/analog-to-digital dual mode circuit |
US5995033A (en) * | 1998-02-02 | 1999-11-30 | Motorola Inc. | Signal conditioning circuit including a combined ADC/DAC, sensor system, and method therefor |
US6255972B1 (en) * | 1999-06-24 | 2001-07-03 | Agere Systems Guardian Corp. | Configurable data converter |
US6359575B1 (en) * | 1999-12-09 | 2002-03-19 | National Instruments Corporation | Analog to digital converter having a digital to analog converter mode |
US7138932B1 (en) * | 2005-05-18 | 2006-11-21 | Ite Tech. Inc. | Signal converting apparatus for integrating analog-to-digital converter and digital-to-analog converter and integration unit |
US7265705B1 (en) * | 2006-08-10 | 2007-09-04 | National Semiconductor Corporation | Opamp and capacitor sharing scheme for low-power pipeline ADC |
US7471227B2 (en) * | 2006-08-18 | 2008-12-30 | Micron Technology, Inc. | Method and apparatus for decreasing layout area in a pipelined analog-to-digital converter |
Cited By (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110115661A1 (en) * | 2009-11-19 | 2011-05-19 | Linear Technology Corporation | Analog-to-digital converter |
US8232905B2 (en) * | 2009-11-19 | 2012-07-31 | Linear Technology Corporation | Sequentially configured analog to digital converter |
US20120218235A1 (en) * | 2011-02-25 | 2012-08-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Systems And Methods Providing Active And Passive Charge Sharing In A Digital To Analog Converter |
US8884797B2 (en) * | 2011-02-25 | 2014-11-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Systems and methods providing active and passive charge sharing in a digital to analog converter |
US8471749B2 (en) * | 2011-07-18 | 2013-06-25 | Freescale Semiconductor, Inc. | Comparator |
CN102355266A (en) * | 2011-07-28 | 2012-02-15 | 上海宏力半导体制造有限公司 | Successive approximation register analog-digital converter |
US10284802B2 (en) | 2013-12-12 | 2019-05-07 | Cista System Corp. | Column comparator system and method for comparing a ramping signal and an input signal |
US9906745B2 (en) | 2013-12-12 | 2018-02-27 | Cista System Corp. | Column comparator system and method for comparing a ramping signal and an input signal |
US9495285B2 (en) | 2014-09-16 | 2016-11-15 | Integrated Device Technology, Inc. | Initiating operation of a timing device using a read only memory (ROM) or a one time programmable non volatile memory (OTP NVM) |
US9553570B1 (en) | 2014-12-10 | 2017-01-24 | Integrated Device Technology, Inc. | Crystal-less jitter attenuator |
US9455045B1 (en) | 2015-04-20 | 2016-09-27 | Integrated Device Technology, Inc. | Controlling operation of a timing device using an OTP NVM to store timing device configurations in a RAM |
US9954516B1 (en) | 2015-08-19 | 2018-04-24 | Integrated Device Technology, Inc. | Timing device having multi-purpose pin with proactive function |
US9590637B1 (en) | 2015-08-28 | 2017-03-07 | Integrated Device Technology, Inc. | High-speed programmable frequency divider with 50% output duty cycle |
US9847869B1 (en) | 2015-10-23 | 2017-12-19 | Integrated Device Technology, Inc. | Frequency synthesizer with microcode control |
US9614508B1 (en) | 2015-12-03 | 2017-04-04 | Integrated Device Technology, Inc. | System and method for deskewing output clock signals |
US10075284B1 (en) | 2016-01-21 | 2018-09-11 | Integrated Device Technology, Inc. | Pulse width modulation (PWM) to align clocks across multiple separated cards within a communication system |
US9852039B1 (en) | 2016-02-03 | 2017-12-26 | Integrated Device Technology, Inc | Phase locked loop (PLL) timing device evaluation system and method for evaluating PLL timing devices |
US9859901B1 (en) | 2016-03-08 | 2018-01-02 | Integrated Device Technology, Inc. | Buffer with programmable input/output phase relationship |
US9553602B1 (en) * | 2016-03-21 | 2017-01-24 | Integrated Device Technology, Inc. | Methods and systems for analog-to-digital conversion (ADC) using an ultra small capacitor array with full range and sub-range modes |
US9692394B1 (en) | 2016-03-25 | 2017-06-27 | Integrated Device Technology, Inc. | Programmable low power high-speed current steering logic (LPHCSL) driver and method of use |
US9698787B1 (en) | 2016-03-28 | 2017-07-04 | Integrated Device Technology, Inc. | Integrated low voltage differential signaling (LVDS) and high-speed current steering logic (HCSL) circuit and method of use |
US9954541B1 (en) | 2016-03-29 | 2018-04-24 | Integrated Device Technology, Inc. | Bulk acoustic wave resonator based fractional frequency synthesizer and method of use |
US9581973B1 (en) | 2016-03-29 | 2017-02-28 | Integrated Device Technology, Inc. | Dual mode clock using a common resonator and associated method of use |
US9654121B1 (en) | 2016-06-01 | 2017-05-16 | Integrated Device Technology, Inc. | Calibration method and apparatus for phase locked loop circuit |
US10284213B2 (en) | 2017-04-21 | 2019-05-07 | Analog Devices, Inc. | Analog-to-digital converter reusing comparator for residue amplifier for noise shaping |
WO2018195350A1 (en) * | 2017-04-21 | 2018-10-25 | Abhishek Bandyopadhyay | Analog-to-digital converter circuit and techniques |
CN109792251A (en) * | 2018-05-31 | 2019-05-21 | 深圳市汇顶科技股份有限公司 | Successive approximation register (SAR) analog-digital converter (ADC) with changeable reference voltage |
US10461767B1 (en) | 2018-05-31 | 2019-10-29 | Shenzhen GOODIX Technology Co., Ltd. | Successive approximation register (SAR) analog to digital converter (ADC) with switchable reference voltage |
WO2019227846A1 (en) * | 2018-05-31 | 2019-12-05 | Shenzhen GOODIX Technology Co., Ltd. | Successive approximation register (sar) analog to digital converter (adc) with switchable reference voltage |
KR102153925B1 (en) * | 2019-07-26 | 2020-09-09 | 국민대학교산학협력단 | Method of operating analog-to-digital converter, analog-to-digital converter using the same, and multi-channel analog-to-digital converter |
WO2021080721A1 (en) * | 2019-10-25 | 2021-04-29 | Qualcomm Incorporated | Noise shaping analog-to-digital converter |
WO2022040478A1 (en) * | 2020-08-19 | 2022-02-24 | Kyocera International Inc. | Peripheral for amplifier linearization with complementary compensation |
US11196434B1 (en) | 2020-10-02 | 2021-12-07 | Qualcomm Incorporated | Successive approximation register (SAR) analog-to-digital converter (ADC) with noise-shaping property |
TWI782739B (en) * | 2020-12-18 | 2022-11-01 | 美商豪威科技股份有限公司 | Comparator stage with dc cut device for single slope analog to digital converter |
US11522556B1 (en) | 2021-07-26 | 2022-12-06 | Qualcomm Incorporated | Noise-shaping successive approximation register (SAR) analog-to-digital converter |
Also Published As
Publication number | Publication date |
---|---|
CN101662283A (en) | 2010-03-03 |
US7741981B1 (en) | 2010-06-22 |
CN101662283B (en) | 2011-08-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7741981B1 (en) | Dual-use comparator/op amp for use as both a successive-approximation ADC and DAC | |
US7764215B2 (en) | Multi-stage comparator with offset canceling capacitor across secondary differential inputs for high-speed low-gain compare and high-gain auto-zeroing | |
US7812757B1 (en) | Hybrid analog-to-digital converter (ADC) with binary-weighted-capacitor sampling array and a sub-sampling charge-redistributing array for sub-voltage generation | |
US9219492B1 (en) | Loading-free multi-stage SAR-assisted pipeline ADC that eliminates amplifier load by re-using second-stage switched capacitors as amplifier feedback capacitor | |
US8416107B1 (en) | Charge compensation calibration for high resolution data converter | |
US10103742B1 (en) | Multi-stage hybrid analog-to-digital converter | |
US7199745B2 (en) | Successive approximation A/D converter provided with a sample-hold amplifier | |
US8258864B1 (en) | Ultra low voltage multi-stage high-speed CMOS comparator with autozeroing | |
US7741908B2 (en) | High speed amplifier with controllable amplification and output impedance and comparator using the same | |
US10090852B2 (en) | Input circuit for a dynamic comparator | |
US9143144B2 (en) | Systems and methods for providing a pipelined analog-to-digital converter | |
US9998131B1 (en) | Hybrid analog-to-digital converter | |
JP2006517765A (en) | Automatic zeroing in critical continuous time applications | |
US8947287B2 (en) | Pipeline A/D converter and A/D converting method | |
US6876318B2 (en) | Method for increasing rate at which a comparator in a metastable condition transitions to a steady state | |
US8766844B2 (en) | Analog-digital converter | |
US10476513B1 (en) | SAR ADC with high linearity | |
US11855651B2 (en) | Discrete-time offset correction circuit embedded in a residue amplifier in a pipelined analog-to-digital converter (ADC) | |
CN114759921A (en) | Cascode class A differential reference buffer using source followers for a multichannel interleaved analog-to-digital converter (ADC) | |
US9935649B1 (en) | Low power quantizer with passive summers and interpolated dynamic comparators | |
US7372389B2 (en) | Analogue to digital converter, and method of analogue to digital conversion | |
JP5279521B2 (en) | Current mode AD converter | |
JP3803649B2 (en) | D / A converter | |
JP2016039586A (en) | Analog-digital conversion circuit, electronic circuit, and control method of analog-digital conversion circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HONG KONG APPLIED SCIENCE AND TECHNOLOGY RESEARCH Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WONG, YAT TO WILLIAM;WAN, HO MING KAREN;KWONG, DAVID KWOK KUEN;AND OTHERS;SIGNING DATES FROM 20090105 TO 20090109;REEL/FRAME:022330/0141 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20220622 |