US20060220012A1 - Test key having a chain circuit and a kelvin structure - Google Patents

Test key having a chain circuit and a kelvin structure Download PDF

Info

Publication number
US20060220012A1
US20060220012A1 US10/907,404 US90740405A US2006220012A1 US 20060220012 A1 US20060220012 A1 US 20060220012A1 US 90740405 A US90740405 A US 90740405A US 2006220012 A1 US2006220012 A1 US 2006220012A1
Authority
US
United States
Prior art keywords
pad
test key
test
conductors
electronic components
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/907,404
Other versions
US7105856B1 (en
Inventor
Hsin-Chang Wu
Tzu-Chien Chuang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to US10/907,404 priority Critical patent/US7105856B1/en
Assigned to UNITED MICROELECTRONICS CORP. reassignment UNITED MICROELECTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHUANG, TZU-CHIEN, WU, HSIN-CHANG
Application granted granted Critical
Publication of US7105856B1 publication Critical patent/US7105856B1/en
Publication of US20060220012A1 publication Critical patent/US20060220012A1/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/34Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the present invention relates to a test key in a semiconductor substrate, and more particularly, to a test key having a chain circuit and a Kelvin structure.
  • a semiconductor device or an integrated circuit is continuously tested in every step so as to maintain device quality.
  • a testing circuit is simultaneously fabricated with an actual device so that the quality of the actual device is judged by the performance of the testing circuit.
  • the quality of the actual device therefore is well controlled.
  • the number of transistors in a single chip is grown so that the amount of the vias for interconnecting the transistors is increased rapidly. In order to handle the yield of the semiconductor products, how to accurately measure the resistances of the vias has been an important issue.
  • FIG. 1 is a schematic diagram of a test key 10 according to the prior art.
  • the test key 10 has a Kelvin structure that is used to measure the resistance of a via 12 .
  • the test key is formed on a semiconductor substrate and comprises a first pad 14 , a second pad 16 , a third pad 18 , a fourth pad 20 , and two wires 22 , 24 .
  • the via 12 is connected with the four pad 14 - 20 via the two wires.
  • four probes of a probe card are used to contact the four pads 14 - 20 respectively.
  • the probe card provides a test current I to the test key 10 via the first pad 14 and the second pad 16 .
  • the test current I flows through the via 12 .
  • the probe card measures the voltage gap between the two ends of the via 12 by contacting the third pad 18 and the fourth pad 20 . Then, the resistance of the via 12 is calculated according to the test current I and the measured voltage gap between the two ends of the via 12 .
  • the test key 10 has etching loading effect.
  • FIG. 2 is a layout diagram of another test key 30 according to the prior art
  • FIG. 3 is sectional diagram of the test key 30
  • the test key 30 is formed on a semiconductor substrate and has a chain structure.
  • the test key 30 comprises a first pad 32 , a second pad 34 , a plurality of electronic components 36 , a plurality of conductors 38 , and a plurality of vias 40 .
  • the conductors 38 are metal wires
  • the electronic components 36 are diffusion areas or metal wires under the conductors 38 .
  • the vias 40 connect the first pad 32 , the second pad 34 , the electronic components 36 , and the conductors 38 together.
  • the first pad 32 , the electronic components 36 , the conductors 38 , the vias 40 , and the second pad 34 are connected in series as a chain circuit. And, the first pad 32 and the second pad 34 are respectively positioned at the two ends of the chain circuit.
  • two probes of a probe card contact the first pad 32 and the second pad 34 to supply a test voltage to the first pad 32 .
  • a test current I flows through the electronic components 36 , the vias 40 , and the conductors 38 .
  • the probe card measures the test current I so as to calculate the equivalent resistance between the first pad 32 and the second pad 34 .
  • the probe card estimates the resistance of each via 40 according to the equivalent resistance between the first pad 32 and the second pad 34 . Even the test key 30 has no etching loading effect, but the estimated resistance of each via 40 is not very accurate. The application of the estimated resistance of each via 40 is not very practical.
  • a test key is formed on a semiconductor substrate and has a plurality of electronic components, a plurality of conductors, a plurality of vias for connecting the electronic components and the conductors, a first pad, a second pad, a third pad, and a fourth pad.
  • the first pad, the electronic components, the vias, the conductors, and the second pad connects in series to form a chain circuit, and the first pad and the second pad are positioned at two ends of the chain circuit.
  • a Kelvin structure is composed of the third pad, the fourth pad, one of the conductors, one of the vias, and one of the electronic components.
  • test key has the Kelvin structure, the resistance of a single via can be measured accurately.
  • test key has the plurality of vias, so the test key has no etching loading effect.
  • FIG. 1 is a schematic diagram of a test key according to the prior art.
  • FIG. 2 is a layout diagram of another test key according to the prior art.
  • FIG. 3 is sectional diagram of the test key shown in FIG. 2 .
  • FIG. 4 is a layout diagram of the test key according to the present invention.
  • FIG. 5 is schematic diagram of a Kelvin structure of the test key shown in FIG. 4 .
  • FIG. 4 is the layout diagram of a test key 50 according to the present invention
  • FIG. 5 is the schematic diagram of a Kelvin structure 60 of the test key 50
  • the key 50 has a similar circuit structure to the test key 30 .
  • the difference between the two test keys 30 and 50 is that a segment of the chain circuit of the test key 30 is replaced by the Kelvin structure 60 of the test key 50 .
  • the test key 50 is also formed on a semiconductor substrate.
  • the test key 50 comprises a first pad 32 , a second pad 34 , a third pad 56 , a fourth pad 58 , a plurality of electronic components 36 - 36 ′, a plurality of conductor 38 - 38 ′, and a plurality of vias 40 .
  • the conductors 38 and 38 ′ are metal wires
  • the electronic components 36 and 36 ′ are metal wires in a metal layer under the conductors 38 and 38 ′.
  • the present invention should not be limited in such case.
  • the electronic components 36 and 36 ′ can be conductive diffusion areas.
  • the vias 40 are used to connect the first pad 32 , the second pad 34 , the electronic components 36 - 36 ′, and the conductors 38 - 38 ′ in series to from a chain circuit. And the first pad 32 and the second 34 are respectively positioned at the two ends of the chain circuit.
  • the Kelvin structure 60 of the test key 50 is replaced by the Kelvin structure 60 of the test key 50 .
  • the Kelvin structure 60 is composed of the third pad 56 , the conductor 38 ′, the electronic component 36 ′, the fourth pad 58 , and a specific via 40 that is connected with the electronic component 36 ′ and the conductor 38 ′.
  • the electronic component 36 ′ is coupled to the pad 56
  • the conductor 38 ′ is coupled to the fourth pad 58 .
  • test current I flows from the first pad 32 through the electronic components 36 - 36 ′, the conductors 38 - 38 ′, and the vias 40 to the second pad 34 .
  • the probe card cannot output the test current I to the test key 50 , it is indicated that all components of the test key 50 may be not connected properly. In other words, the path from the first pad 32 to the second pad 34 may be opened.
  • the probe card measures the voltage gap between the two ends of the specific via 40 , which is connected with the electronic component 36 ′ and the conductor 38 ′. Then, the resistance of the specific via 40 can be accurately measured according to the voltage gap measured by the probe card. Therefore, because of the circuit structure of the test key 50 , not only the resistance of a single via 40 can be measured accurately, but also any connection defect among the components of the test key 50 can be detected.
  • the test key according to the present invention has a Kelvin structure for accurately measuring the resistance of a single via.
  • the etching loading effect can be avoided, and any connection defect among the components of the test key 50 can be detected. Therefore, in the same size of layout area, the test key according to the present invention is more functional.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Automation & Control Theory (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

A test key formed on a semiconductor substrate has a plurality of electronic components, a plurality of conductors, a plurality of vias for connecting the electronic components and the conductors, a first pad, a second pad, a third pad, and a fourth pad. The first pad, the electronic components, the vias, the conductors, and the second pad connects in series to form a chain circuit, and the first pad and the second pad are positioned at two ends of the chain circuit. A Kelvin structure is composed of the third pad, the fourth pad, one of the conductors, one of the vias, and one of the electronic components.

Description

    BACKGROUND OF INVENTION
  • 1. Field of the Invention
  • The present invention relates to a test key in a semiconductor substrate, and more particularly, to a test key having a chain circuit and a Kelvin structure.
  • 2. Description of the Prior Art
  • In semiconductor fabrication, a semiconductor device or an integrated circuit (IC) is continuously tested in every step so as to maintain device quality. Normally a testing circuit is simultaneously fabricated with an actual device so that the quality of the actual device is judged by the performance of the testing circuit. The quality of the actual device therefore is well controlled. Moreover, because of the advanced semiconductor technology, the number of transistors in a single chip is grown so that the amount of the vias for interconnecting the transistors is increased rapidly. In order to handle the yield of the semiconductor products, how to accurately measure the resistances of the vias has been an important issue.
  • Please refer to FIG. 1, which is a schematic diagram of a test key 10 according to the prior art. The test key 10 has a Kelvin structure that is used to measure the resistance of a via 12. The test key is formed on a semiconductor substrate and comprises a first pad 14, a second pad 16, a third pad 18, a fourth pad 20, and two wires 22, 24. The via 12 is connected with the four pad 14-20 via the two wires. When measuring the resistance of the via 12, four probes of a probe card are used to contact the four pads 14-20 respectively. The probe card provides a test current I to the test key 10 via the first pad 14 and the second pad 16. The test current I flows through the via 12. Meanwhile, the probe card measures the voltage gap between the two ends of the via 12 by contacting the third pad 18 and the fourth pad 20. Then, the resistance of the via 12 is calculated according to the test current I and the measured voltage gap between the two ends of the via 12. However, because of the single via 12, the test key 10 has etching loading effect.
  • Please refer to FIGS. 2-3. FIG. 2 is a layout diagram of another test key 30 according to the prior art, and FIG. 3 is sectional diagram of the test key 30. The test key 30 is formed on a semiconductor substrate and has a chain structure. The test key 30 comprises a first pad 32, a second pad 34, a plurality of electronic components 36, a plurality of conductors 38, and a plurality of vias 40. The conductors 38 are metal wires, and the electronic components 36 are diffusion areas or metal wires under the conductors 38. The vias 40 connect the first pad 32, the second pad 34, the electronic components 36, and the conductors 38 together. Therefore, the first pad 32, the electronic components 36, the conductors 38, the vias 40, and the second pad 34 are connected in series as a chain circuit. And, the first pad 32 and the second pad 34 are respectively positioned at the two ends of the chain circuit. When testing the test key 30, two probes of a probe card contact the first pad 32 and the second pad 34 to supply a test voltage to the first pad 32. Normally, as shown in FIG. 3, a test current I flows through the electronic components 36, the vias 40, and the conductors 38. The probe card measures the test current I so as to calculate the equivalent resistance between the first pad 32 and the second pad 34. And then, the probe card estimates the resistance of each via 40 according to the equivalent resistance between the first pad 32 and the second pad 34. Even the test key 30 has no etching loading effect, but the estimated resistance of each via 40 is not very accurate. The application of the estimated resistance of each via 40 is not very practical.
  • SUMMARY OF INVENTION
  • It is therefore a primary object of the present invention to provide a test key that has a chain circuit and a Kelvin structure to solve the above-mentioned problems.
  • A test key is formed on a semiconductor substrate and has a plurality of electronic components, a plurality of conductors, a plurality of vias for connecting the electronic components and the conductors, a first pad, a second pad, a third pad, and a fourth pad. The first pad, the electronic components, the vias, the conductors, and the second pad connects in series to form a chain circuit, and the first pad and the second pad are positioned at two ends of the chain circuit. A Kelvin structure is composed of the third pad, the fourth pad, one of the conductors, one of the vias, and one of the electronic components.
  • Because the test key has the Kelvin structure, the resistance of a single via can be measured accurately. In addition, the test key has the plurality of vias, so the test key has no etching loading effect.
  • These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
  • BRIEF DESCRIPTION OF DRAWINGS
  • FIG. 1 is a schematic diagram of a test key according to the prior art.
  • FIG. 2 is a layout diagram of another test key according to the prior art.
  • FIG. 3 is sectional diagram of the test key shown in FIG. 2.
  • FIG. 4 is a layout diagram of the test key according to the present invention.
  • FIG. 5 is schematic diagram of a Kelvin structure of the test key shown in FIG. 4.
  • DETAILED DESCRIPTION
  • Please refer to FIGS. 4-5. FIG. 4 is the layout diagram of a test key 50 according to the present invention, and FIG. 5 is the schematic diagram of a Kelvin structure 60 of the test key 50. The key 50 has a similar circuit structure to the test key 30. The difference between the two test keys 30 and 50 is that a segment of the chain circuit of the test key 30 is replaced by the Kelvin structure 60 of the test key 50.
  • Similar to the test key 30, the test key 50 is also formed on a semiconductor substrate. The test key 50 comprises a first pad 32, a second pad 34, a third pad 56, a fourth pad 58, a plurality of electronic components 36-36′, a plurality of conductor 38-38′, and a plurality of vias 40. In the embodiment, the conductors 38 and 38′ are metal wires, and the electronic components 36 and 36′ are metal wires in a metal layer under the conductors 38 and 38′. It is noted that the present invention should not be limited in such case. For example, the electronic components 36 and 36′ can be conductive diffusion areas. The vias 40 are used to connect the first pad 32, the second pad 34, the electronic components 36-36′, and the conductors 38-38′ in series to from a chain circuit. And the first pad 32 and the second 34 are respectively positioned at the two ends of the chain circuit.
  • As previously mentioned, a segment of the test key 30 is replaced by the Kelvin structure 60 of the test key 50. As shown in FIG. 5, the Kelvin structure 60 is composed of the third pad 56, the conductor 38′, the electronic component 36′, the fourth pad 58, and a specific via 40 that is connected with the electronic component 36′ and the conductor 38′. The electronic component 36′ is coupled to the pad 56, and the conductor 38′ is coupled to the fourth pad 58.
  • When testing the test key 50, four probes of a probe card are used to contact the four pads 32, 34, 56, and 58. The probe card tries to output a test current I to the test key 50 via the first pad 32 and the second pad 34 to detect whether all components of the test key 50 are connected properly. If the test current I is successfully outputted to the test key 50, it is indicated that all components of the test key 50 are connected properly. In such situation, the test current I flows from the first pad 32 through the electronic components 36-36′, the conductors 38-38′, and the vias 40 to the second pad 34. However, if the probe card cannot output the test current I to the test key 50, it is indicated that all components of the test key 50 may be not connected properly. In other words, the path from the first pad 32 to the second pad 34 may be opened. In addition, the probe card measures the voltage gap between the two ends of the specific via 40, which is connected with the electronic component 36′ and the conductor 38′. Then, the resistance of the specific via 40 can be accurately measured according to the voltage gap measured by the probe card. Therefore, because of the circuit structure of the test key 50, not only the resistance of a single via 40 can be measured accurately, but also any connection defect among the components of the test key 50 can be detected.
  • In comparison with the prior art, the test key according to the present invention has a Kelvin structure for accurately measuring the resistance of a single via. In addition, the etching loading effect can be avoided, and any connection defect among the components of the test key 50 can be detected. Therefore, in the same size of layout area, the test key according to the present invention is more functional.
  • Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

Claims (7)

1. A test key formed on a semiconductor substrate, the test key comprising:
a plurality of electronic components formed in the semiconductor substrate;
a plurality of conductors formed in a conductive layer;
a plurality of vias for connecting the electronic components and the conductors;
a first pad;
a second pad, wherein the first pad, the electronic components, the vias, the conductors, and the second pad connect in series to form a chain circuit, and the first pad and the second pad are positioned at two ends of the chain circuit;
a third pad electrically connected to a first end of a test via; and
a fourth pad electrically connected to a second end of the test via; wherein the third and fourth pads of the test key measure a voltage gap between the first and second ends of the test via.
2. The test key of the claim 1 wherein the electronic components are diffusion areas formed in the semiconductor substrate.
3. The test key of the claim 1 wherein the conductors are made of metal material.
4. A test key formed on a semiconductor substrate, the test key comprising:
a plurality of electronic components formed in the semiconductor substrate;
a plurality of conductors formed in a conductive layer;
a plurality of vias for connecting the electronic components and the conductors;
a first pad;
a second pad, wherein the first pad, the electronic components, the vias, the conductors, and the second pad connect in series to form a chain circuit, and the first pad and the second pad are positioned at two ends of the chain circuit;
a third pad electrically connected to a first end of a test via through a test conductor; and
a fourth pad electrically connected to a second end of the test via through a test electronic component;
wherein the third and fourth pads of the test key measure a voltage gap between the first and second ends of the test via.
5-6. (canceled)
7. The test key of the claim 4 wherein the electronic components are diffusion areas formed in the semiconductor substrate.
8. The test key of the claim 4 wherein the conductors are made of metal material.
US10/907,404 2005-03-31 2005-03-31 Test key having a chain circuit and a kelvin structure Expired - Fee Related US7105856B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/907,404 US7105856B1 (en) 2005-03-31 2005-03-31 Test key having a chain circuit and a kelvin structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/907,404 US7105856B1 (en) 2005-03-31 2005-03-31 Test key having a chain circuit and a kelvin structure

Publications (2)

Publication Number Publication Date
US7105856B1 US7105856B1 (en) 2006-09-12
US20060220012A1 true US20060220012A1 (en) 2006-10-05

Family

ID=36951776

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/907,404 Expired - Fee Related US7105856B1 (en) 2005-03-31 2005-03-31 Test key having a chain circuit and a kelvin structure

Country Status (1)

Country Link
US (1) US7105856B1 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080197864A1 (en) * 2007-02-15 2008-08-21 Fujitsu Limited Resistance measuring method
US20080206908A1 (en) * 2007-02-23 2008-08-28 Wolfgang Walter Semiconductor device test structures and methods
US20090146681A1 (en) * 2007-12-06 2009-06-11 Qualcomm Incorporated Method and apparatus for estimating resistance and capacitance of metal interconnects
KR101111444B1 (en) 2009-10-20 2012-02-24 (주) 와이팜 The method for manufacturing measurable via test patterns and characterization of via in multi-layered ic package
CN103165577A (en) * 2011-12-08 2013-06-19 中芯国际集成电路制造(上海)有限公司 Semiconductor detection structure and detection method
US20140327465A1 (en) * 2013-05-02 2014-11-06 GlobalFoundries, Inc. Structures and methods for testing integrated circuits and via chains therein
CN107039402A (en) * 2015-12-09 2017-08-11 三星电子株式会社 Test pattern, method of testing and computer implemented method
US20180156862A1 (en) * 2016-12-06 2018-06-07 United Microelectronics Corp. Test key structure and method of measuring resistance of vias
US10068815B2 (en) * 2016-12-22 2018-09-04 Globalfoundries Inc. Test structure for testing via resistance and method

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9040986B2 (en) * 2012-01-23 2015-05-26 Taiwan Semiconductor Manufacturing Company, Ltd. Three dimensional integrated circuit having a resistance measurement structure and method of use
CN104282661B (en) * 2013-07-08 2017-06-16 中芯国际集成电路制造(上海)有限公司 The test structure and its method of testing of fail-safe analysis in integrated circuit
CN104658940B (en) * 2015-02-15 2017-12-08 上海集成电路研发中心有限公司 A kind of measurement structure of fin field-effect transistor electrology characteristic
CN106876366B (en) * 2015-12-11 2019-05-28 中芯国际集成电路制造(上海)有限公司 Semi-conductor test structure and stress migration test method
US9831139B2 (en) 2016-01-18 2017-11-28 Samsung Electronics Co., Ltd. Test structure and method of manufacturing structure including the same
CN113571498A (en) * 2021-09-24 2021-10-29 晶芯成(北京)科技有限公司 Semiconductor structure and test structure thereof

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5514974A (en) * 1994-10-12 1996-05-07 International Business Machines Corporation Test device and method for signalling metal failure of semiconductor wafer

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5514974A (en) * 1994-10-12 1996-05-07 International Business Machines Corporation Test device and method for signalling metal failure of semiconductor wafer

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080197864A1 (en) * 2007-02-15 2008-08-21 Fujitsu Limited Resistance measuring method
US8847222B2 (en) 2007-02-23 2014-09-30 Infineon Technologies Ag Semiconductor device test structures and methods
US20080206908A1 (en) * 2007-02-23 2008-08-28 Wolfgang Walter Semiconductor device test structures and methods
US7851237B2 (en) * 2007-02-23 2010-12-14 Infineon Technologies Ag Semiconductor device test structures and methods
US20110042671A1 (en) * 2007-02-23 2011-02-24 Wolfgang Walter Semiconductor Device Test Structures and Methods
US20090146681A1 (en) * 2007-12-06 2009-06-11 Qualcomm Incorporated Method and apparatus for estimating resistance and capacitance of metal interconnects
CN101883989A (en) * 2007-12-06 2010-11-10 高通股份有限公司 Method and apparatus for estimating resistance and capacitance of metal interconnects
US7973541B2 (en) * 2007-12-06 2011-07-05 Qualcomm Incorporated Method and apparatus for estimating resistance and capacitance of metal interconnects
KR101111444B1 (en) 2009-10-20 2012-02-24 (주) 와이팜 The method for manufacturing measurable via test patterns and characterization of via in multi-layered ic package
CN103165577A (en) * 2011-12-08 2013-06-19 中芯国际集成电路制造(上海)有限公司 Semiconductor detection structure and detection method
US20140327465A1 (en) * 2013-05-02 2014-11-06 GlobalFoundries, Inc. Structures and methods for testing integrated circuits and via chains therein
US9279851B2 (en) * 2013-05-02 2016-03-08 GlobalFoundries, Inc. Structures and methods for testing integrated circuits and via chains therein
CN107039402A (en) * 2015-12-09 2017-08-11 三星电子株式会社 Test pattern, method of testing and computer implemented method
US20180156862A1 (en) * 2016-12-06 2018-06-07 United Microelectronics Corp. Test key structure and method of measuring resistance of vias
US10247774B2 (en) * 2016-12-06 2019-04-02 United Microelectronics Corp. Test key structure and method of measuring resistance of vias
US10068815B2 (en) * 2016-12-22 2018-09-04 Globalfoundries Inc. Test structure for testing via resistance and method

Also Published As

Publication number Publication date
US7105856B1 (en) 2006-09-12

Similar Documents

Publication Publication Date Title
US7105856B1 (en) Test key having a chain circuit and a kelvin structure
KR100466984B1 (en) Integrated circuit chip having test element group circuit and method of test the same
US6538264B2 (en) Semiconductor reliability test chip
US9318394B2 (en) Apparatus and methods for through substrate via test
US20120268147A1 (en) Structure for measuring bump resistance and package substrate comprising the same
KR20060108519A (en) Semiconductor integrated circuit and method for testing connection state between semiconductor integrated circuits
KR20130055504A (en) Methods of testing integrated circuit devices using fuse elements
US7825678B2 (en) Test pad design for reducing the effect of contact resistances
JP5529611B2 (en) Semiconductor device and resistance measuring method
US6894524B1 (en) Daisy chain gang testing
US6867597B2 (en) Method and apparatus for finding a fault in a signal path on a printed circuit board
US8519388B2 (en) Embedded structure for passivation integrity testing
US6894513B2 (en) Multipoint plane measurement probe and methods of characterization and manufacturing using same
US6989682B1 (en) Test key on a wafer
US6989684B2 (en) System for and method of assessing chip acceptability and increasing yield
Seungje et al. Detection of solder bump marginal contact resistance degradation using 4-point resistance measurement method
JP2008204975A (en) Device and method of inspecting semiconductor device
TWI260723B (en) Test key having a chain circuit and a Kelvin structure
JP4744884B2 (en) Wafer inspection apparatus and wafer inspection method
JP4877465B2 (en) Semiconductor device, semiconductor device inspection method, semiconductor wafer
Chen et al. Fault Localization on ICs by Function Based OBIRCH Method
KR100529453B1 (en) Needle for probe card and method for fabricating the same
JP2008159641A (en) Semiconductor substrate and inspection method of semiconductor device
Hess Strategy to optimize the development, use, and dimension of test structures to control defect appearance in backend process steps
JP2002076076A (en) Probe card and test method

Legal Events

Date Code Title Description
AS Assignment

Owner name: UNITED MICROELECTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WU, HSIN-CHANG;CHUANG, TZU-CHIEN;REEL/FRAME:015852/0730

Effective date: 20050328

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20100912