US20050104092A1 - Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor - Google Patents

Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor Download PDF

Info

Publication number
US20050104092A1
US20050104092A1 US10/717,279 US71727903A US2005104092A1 US 20050104092 A1 US20050104092 A1 US 20050104092A1 US 71727903 A US71727903 A US 71727903A US 2005104092 A1 US2005104092 A1 US 2005104092A1
Authority
US
United States
Prior art keywords
effect transistor
transistor device
forming
source
semiconductor field
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/717,279
Inventor
Steven Koester
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alsephina Innovations Inc
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US10/717,279 priority Critical patent/US20050104092A1/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KOESTER, STEVEN J.
Priority to CNB2004100929851A priority patent/CN100370622C/en
Publication of US20050104092A1 publication Critical patent/US20050104092A1/en
Priority to US12/539,235 priority patent/US8343838B2/en
Assigned to GLOBALFOUNDRIES U.S. 2 LLC reassignment GLOBALFOUNDRIES U.S. 2 LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GLOBALFOUNDRIES U.S. 2 LLC, GLOBALFOUNDRIES U.S. INC.
Assigned to ALSEPHINA INNOVATIONS INC. reassignment ALSEPHINA INNOVATIONS INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GLOBALFOUNDRIES INC.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H01L29/1029—Channel region of field-effect devices of field-effect transistors
    • H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1041—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a non-uniform doping structure in the channel region surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H01L29/1029—Channel region of field-effect devices of field-effect transistors
    • H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material

Definitions

  • the present invention relates to semiconductors and transistors and more particularly to Si/SiGe strained-layer field-effect transistors.
  • Si/SiGe strained-layer MOSFETs fabricated using strained Si have potential for improved performance due to higher carrier mobility in the strained Si layer.
  • the strain in the Si is typically achieved by first forming a relaxed SiGe layer, and then epitaxially growing the Si layer on top. Since the SiGe has a larger lattice constant than Si, the Si will be under tensile strain.
  • the underlying relaxed SiGe layer can be formed in numerous ways, but is typically formed by growing a graded-Ge-content SiGe layer on a Si substrate, followed by a thick constant-composition SiGe layer.
  • the SiGe relaxes by misfit dislocation formation near the original growth interface, with a fairly high density (on the order of about 10 6 cm ⁇ 2 -10 8 cm ⁇ 2 ) of threading dislocations that extend to the sample surface. These threading dislocations continue to extend to the sample surface after growth of the strained Si cap layer. During high-temperature processing, additional misfit dislocations can form if the threading dislocations glide along the interface of the relaxed SiGe layer and the strained Si layer. The threading and misfit dislocations can lead to device failure in a short-channel MOSFET fabricated on these layers particularly if the dislocation extends continuously from the source implant region to the drain implant region.
  • the dopants from the source and drain can segregate along the dislocation, causing a direct “pipe” from source to drain, resulting in device leakage.
  • FIGS. 1 ( a ) and 1 ( b ) depict schematic diagrams of the dislocation-induced leakage mechanism.
  • FIG. 1 ( a ) illustrates a strained Si-on-relaxed-SiGe n-MOSFET device 10 formed between two dielectric isolation regions 12 a, 12 b.
  • the n-MOSFET includes a relaxed SiGe substrate layer 15 doped p-type and including a strained Si channel layer 18 formed on top of the relaxed SiGe layer to form a Si/SiGe interface 22 between respective n-type drain and source regions 20 a, 20 b.
  • a gate dielectric layer 28 e.g., an oxide such as SiO 2
  • a gate 30 formed thereon.
  • the n-MOSFET may form a threading dislocation 25 protruding up from the substrate 15 that glides along the Si/SiGe interface 22 and then terminates at the surface.
  • the SiGe relaxes by misfit dislocation formation near the original growth interface 22 , with a fairly high density of threading dislocations that extend to the sample surface. These threading dislocations continue to extend to the sample surface after growth of the strained Si cap layer.
  • additional misfit dislocations can form if the threading dislocations glide along the interface 22 of the relaxed SiGe layer 25 and the strained Si layer 18 .
  • FIG. 2 illustrates a plot 50 of the drain current, I d , versus the gate voltage, V g , for a strained Si n-MOSFET with dislocation-induced leakage.
  • the data shows that the leakage is seen to occur directly from source to drain (and not from source to body or drain to body, I b ), resulting in poor turn off behavior and high leakage 55 in the subthreshold region (V gs ⁇ 0).
  • Ga impurities segregated to dislocations in Si could form quantum wire conducting paths.
  • dopant and/or neutral impurity atoms could be used to intentionally occupy the region in the vicinity of dislocations for the purpose of preventing dislocation-induced leakage in strained-layer MOSFETs have been proposed.
  • the present invention involves the introduction of dopant species that preferentially occupy the dislocation site or the region in the vicinity of the dislocation, thus preventing leakage caused by dopants that diffuse along a dislocation bridging the source and drain.
  • a semiconductor field-effect transistor device comprising: a first layer of semiconductor material doped of a first dopant type; a source region and a drain region implanted with dopants of a second opposite type; a gate electrode separated from the first layer by a dielectric region, and positioned between said source and drain electrodes; the substrate having one or more dislocation or crystal defects that extend continuously from the source region to the drain region, and blocking impurity dopant materials implanted to partially or fully occupy the dislocation defects, wherein the blocking impurity dopant materials substantially inhibit diffusion of the implanted source and drain dopants from diffusing along the dislocation or crystal defect.
  • a method for forming a semiconductor field-effect transistor device comprising the steps of: a) forming a first semiconductor structure comprising material with a non-zero number of threading dislocations and doped with a first dopant type; b) implanting a blocking impurity in the semiconductor structure; c) thermally processing the semiconductor structure such that the blocking impurities segregate to the existing threading dislocations, the blocking impurities further segregating to new dislocations that may be induced by the thermal processing; d) forming a dielectric layer on top of the semiconductor structure to define a gate region, and forming a gate electrode over the dielectric region, a portion of the semiconductor structure immediately beneath the gate defining a channel region, and a portion of the semiconductor structure beneath the channel region defining a well region; and, e) implanting dopants in the semiconductor structure on opposite sides of said gate region to form source and drain regions such that the source and drain regions abut the channel region and well
  • the device and fabricating method of the invention relaxes the requirement for reducing the threading dislocation density in SiGe buffers, since the devices will be operable despite the presence of a finite number of dislocations.
  • FIG. 1 ( a ) is a schematic cross-sectional diagram of a strained-Si-on-relaxed-SiGe n-MOSFET
  • FIG. 1 ( b ) is a schematic cross-sectional diagram of a strained-Si-on-relaxed-SiGe n-MOSFET with threading and misfit dislocations where source and drain dopants have segregated along the dislocation to form a leakage path between source and drain;
  • FIG. 2 is a plot of experimental data illustrating dislocation-induced leakage in a short-channel strained-Si-on-relaxed-SiGe n-MOSFET;
  • FIG. 3 is a cross-sectional diagram of a first embodiment of the invention showing a strained Si n-MOSFET where a defect spanning from source to drain is partially occupied by heavy p-type dopants;
  • FIG. 4 is a cross-sectional diagram of a second embodiment of the invention showing a strained Si p-MOSFET where a defect spanning from source to drain is partially occupied by heavy n-type dopants.
  • FIG. 5 is a cross-sectional diagram of a third embodiment of the invention showing a strained Si MOSFET where a defect spanning from source to drain is partially occupied by neutral impurities;
  • FIGS. 6 ( a )- 6 ( h ) depict a process sequence for improving the dislocation-related leakage in strained-layer MOSFETs.
  • FIG. 3 is a cross-sectional diagram of a first embodiment of the invention showing a strained Si n-MOSFET where a defect spanning from source to drain is partially occupied by heavy p-type dopants.
  • the strained-layer n-MOSFET includes a Si, SiGe or SiGeC multi-layer structure consisting of these materials, that has, in the region between source and drain, impurity atoms that preferentially occupy the dislocation sites so as to prevent shorting of source and drain via dopant diffusion along the dislocation.
  • devices formed as a result of the invention are immune to dislocation-related failures, and therefore are more robust to processing and material variations. This invention relaxes the requirement for reducing the threading dislocation density in SiGe buffers, since the devices will be operable despite the presence of a finite number of dislocations.
  • indium, In is utilized as a blocking material to prevent diffusion of arsenic, As, or phosphorous, P, or both species along a dislocation that spans from source to drain.
  • the strained Si n-MOSFET layer structure includes a SiGe relaxed substrate 110 , and a strained Si capping layer 120 .
  • the SiGe relaxed substrate 110 has a finite density of threading dislocations 130 that protrude to the wafer surface.
  • the layer structure may also have a finite number of misfit dislocations 140 that extend along the Si/SiGe interface 22 , the ends of which are terminated by a threading dislocation.
  • the device has trench isolation regions 150 , an insulating gate dielectric 160 formed of dielectric material such as: an oxide, nitride, oxynitride of silicon, and oxides and silicates of Hf, Al, Zr, La, Y, Ta, singly or in combinations, and a gate electrode 170 a portion of which may comprise polysilicon, polysilicongermanium, or the metals: Mo, Pt, Ir, W, Pd, Al, Au, Ni, Cu, Ti, and Co, their suicides and germanosilicides, either singly or in combinations.
  • the source and drain electrodes 180 are doped n-type with P or As or, a combination of the two dopants.
  • the regions of the relaxed SiGe substrate 100 between and below the source and drain regions are doped p-type.
  • the region of the dislocation between the source and drain is partially occupied by In atoms 190 that act to block segregation of the source and drain dopant atoms along the dislocation, thus preventing a short between source and drain.
  • FIG. 4 is a cross-sectional diagram of a second embodiment of the invention showing a strained Si p-MOSFET device 200 where a defect spanning from source to drain is partially occupied by heavy n-type dopants.
  • This device has the same structure as in FIG. 3 , except that the source and drain electrodes 220 are p-type doped with boron, B, for example, the regions 210 between and below the source and drain regions are doped n-type.
  • antimony, Sb is utilized as a blocking material for boron, B, diffusion along the dislocation. That is, the region of the dislocation between the source and drain regions is partially occupied by Sb atoms 230 that act to block segregation of the source and drain dopant atoms along the dislocation, thus preventing a short between source and drain.
  • FIG. 5 is a cross-sectional diagram of a third embodiment of the invention showing a strained Si p-MOSFET device 300 having the same structure as either the device in FIG. 3 or FIG. 4 .
  • dislocation defect sites spanning from source to drain are partially occupied by neutral dopant species 360 that blocks segregation of the source and drain dopant atoms along the dislocation, thus preventing a short between source and drain implant regions.
  • neutral impurities is that they are less likely to affect the electrical properties of the device, and so higher doses could be used to more effectively passivate the device.
  • the same dopant species may be used to passivate both nFETs and pFETs.
  • the preferred candidates for neutral impurity passivation species are group IV impurities such as carbon, (C), tin (Sn) or lead (Pb), or a combination thereof.
  • the implanted species may also form a complex with existing impurities in the semiconductor such as C or oxygen (O).
  • the present invention also provides a method for improving the dislocation-related leakage in strained-layer MOSFETs.
  • the process flow for one such method is illustrated in FIGS. 6 ( a )- 6 ( h ).
  • the starting substrate comprises a relaxed SiGe 400 and a strained Si surface layer 410 as shown in FIG. 6 ( a ).
  • the substrate has a finite number of threading dislocations 420 and may also have a finite number of misfit dislocations 430 at the Si/SiGe interface 22 .
  • well doping 440 is introduced by ion implantation.
  • this dopant is p-type species, and for a p-MOSFET, the dopant is n-type.
  • the blocking impurity is introduced by ion implantation 450 , such that the peak concentration corresponds roughly to the Si/SiGe interface where additional misfit dislocations are likely to form.
  • a blocking impurity is implanted with an energy such that the peak blocking impurity concentration approximately coincides with a Si/SiGe interface. For instance, in an example embodiment, for a 20 nm strained Si layer on SiGe, the preferred implant energies would be 20-30 keV for In, Sn or Sb blocking impurities.
  • the concentration of blocking atoms required to effectively passivate the dislocations depends on the process details, and specifically on the subsequent thermal processing. Preferably the concentration of blocking atoms ranges between 10 17 cm ⁇ 3 -10 19 cm ⁇ 3 with the exact amount determined by the diffusivity of the species and the expected number of atoms need to effectively passivate the dislocation.
  • the blocking species preferentially occupies the dislocation site 470 as shown in FIG. 6 ( d ).
  • isolation regions 480 , gate oxide 490 , and gate electrode 500 patterning are performed.
  • source/drain dopants 510 are implanted and activated by annealing. Since the blocking dopants are implanted before the source and drain dopants, and therefore already occupy the region in the vicinity of the dislocation, the source and drain dopants would need to displace the blocking species in order to segregate along the dislocation, thereby reducing the probably of dislocation-induced leakage.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Ceramic Engineering (AREA)
  • Toxicology (AREA)
  • Manufacturing & Machinery (AREA)
  • Health & Medical Sciences (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

A structure and method of fabricating a semiconductor field-effect transistor (MOSFET) such as a strained Si n-MOSFET where dislocation or crystal defects spanning from source to drain is partially occupied by heavy p-type dopants. Preferably, the strained-layer n-MOSFET includes a Si, SiGe or SiGeC multi-layer structure having, in the region between source and drain, impurity atoms that preferentially occupy the dislocation sites so as to prevent shorting of source and drain via dopant diffusion along the dislocation. Advantageously, devices formed as a result of the invention are immune to dislocation-related failures, and therefore are more robust to processing and material variations. The invention thus relaxes the requirement for reducing the threading dislocation density in SiGe buffers, since the devices will be operable despite the presence of a finite number of dislocations.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to semiconductors and transistors and more particularly to Si/SiGe strained-layer field-effect transistors.
  • 2. Description of the Prior Art
  • Semiconductor Si/SiGe strained-layer MOSFETs fabricated using strained Si have potential for improved performance due to higher carrier mobility in the strained Si layer. The strain in the Si is typically achieved by first forming a relaxed SiGe layer, and then epitaxially growing the Si layer on top. Since the SiGe has a larger lattice constant than Si, the Si will be under tensile strain. The underlying relaxed SiGe layer can be formed in numerous ways, but is typically formed by growing a graded-Ge-content SiGe layer on a Si substrate, followed by a thick constant-composition SiGe layer. The SiGe relaxes by misfit dislocation formation near the original growth interface, with a fairly high density (on the order of about 106 cm−2-108 cm−2) of threading dislocations that extend to the sample surface. These threading dislocations continue to extend to the sample surface after growth of the strained Si cap layer. During high-temperature processing, additional misfit dislocations can form if the threading dislocations glide along the interface of the relaxed SiGe layer and the strained Si layer. The threading and misfit dislocations can lead to device failure in a short-channel MOSFET fabricated on these layers particularly if the dislocation extends continuously from the source implant region to the drain implant region. In this case, the dopants from the source and drain can segregate along the dislocation, causing a direct “pipe” from source to drain, resulting in device leakage. This is especially true for n-MOSFETs since the n-type dopant atoms in the source and drain (usually P and As) are larger than the p-type dopant atoms in the well region (usually B). Since larger atoms can preferentially occupy dislocation sites, n-MOSFETs are more likely to suffer from dislocation-related failures of the type described above.
  • FIGS. 1(a) and 1(b) depict schematic diagrams of the dislocation-induced leakage mechanism. Specifically, FIG. 1(a) illustrates a strained Si-on-relaxed-SiGe n-MOSFET device 10 formed between two dielectric isolation regions 12 a, 12 b. Manufactured by techniques known in the art, the n-MOSFET includes a relaxed SiGe substrate layer 15 doped p-type and including a strained Si channel layer 18 formed on top of the relaxed SiGe layer to form a Si/SiGe interface 22 between respective n-type drain and source regions 20 a, 20 b. On top of the grown strained Si layer is formed a gate dielectric layer 28 (e.g., an oxide such as SiO2) and a gate 30 formed thereon. As shown in FIG. 1, the n-MOSFET may form a threading dislocation 25 protruding up from the substrate 15 that glides along the Si/SiGe interface 22 and then terminates at the surface. As mentioned, the SiGe relaxes by misfit dislocation formation near the original growth interface 22, with a fairly high density of threading dislocations that extend to the sample surface. These threading dislocations continue to extend to the sample surface after growth of the strained Si cap layer. During high-temperature processing, additional misfit dislocations can form if the threading dislocations glide along the interface 22 of the relaxed SiGe layer 25 and the strained Si layer 18.
  • After an annealing process, the n-type dopants from the source and drain 20 a, 20 b may segregate along the dislocation, and if the gate length is sufficiently short, join together to form a leakage path 40 between source and drain, as shown in FIG. 1(b). FIG. 2 illustrates a plot 50 of the drain current, Id, versus the gate voltage, Vg, for a strained Si n-MOSFET with dislocation-induced leakage. The data shows that the leakage is seen to occur directly from source to drain (and not from source to body or drain to body, Ib), resulting in poor turn off behavior and high leakage 55 in the subthreshold region (Vgs<0).
  • To date the main methods of trying to overcome the problem of dislocation-induced-leakage have been to reduce the density of initial dislocations in the relaxed SiGe material, and to ensure that the strained Si layer thickness is less than the critical thickness for thermodynamic stability. Both of these methods have been successful in reducing dislocation-induced leakage, but it is very difficult to completely eliminate the threading dislocations and process-induced misfit dislocations. As the Ge content is increased, the defect-related problems are exacerbated, since relaxed SiGe layers with higher Ge content tend to have higher densities of threading dislocations, and require thinner Si caps to prevent misfit formation. So even though improving the substrate material may reduce the number of dislocation-induced failures, these improvements may not be sufficient for applications requiring very high levels of integration, where even a very small number of devices with dislocation-induced leakage may be intolerable.
  • The interaction of dopant atoms with dislocations has been widely studied. It has been previously shown that heavy dopant atoms, such as In, can segregate to end-of-range dislocations in Si such as described in Noda et al., J. Appl. Phys. 88, 4980 (2000). The effect of implanting heavy neutral impurities such Sn into Si has been studied in C. Claeys et al., J. Electrochem. Soc. 148, G738 (2001), for example, and it was found that Sn acts as a vacancy getter. These results therefore suggest that Sn may also acts as a getter for dislocations. Kaplan et al. in the reference Kaplan et al., Phys. Rev. B 58, 12865 (1998) also noted that Ga impurities segregated to dislocations in Si could form quantum wire conducting paths. However, neither a structure nor a method by which dopant and/or neutral impurity atoms could be used to intentionally occupy the region in the vicinity of dislocations for the purpose of preventing dislocation-induced leakage in strained-layer MOSFETs have been proposed.
  • It would thus be highly desirable to provide a method and structure for reducing the leakage in strained-layer MOSFETs without the need for eliminating the defects themselves.
    • SUMMARY OF THE INVENTION
  • It is an object of the present invention to provide a method and structure for reducing the leakage in strained-layer MOSFETs without the need for eliminating the defects themselves.
  • The present invention involves the introduction of dopant species that preferentially occupy the dislocation site or the region in the vicinity of the dislocation, thus preventing leakage caused by dopants that diffuse along a dislocation bridging the source and drain.
  • According to a first aspect of the invention, there is provided a semiconductor field-effect transistor device comprising: a first layer of semiconductor material doped of a first dopant type; a source region and a drain region implanted with dopants of a second opposite type; a gate electrode separated from the first layer by a dielectric region, and positioned between said source and drain electrodes; the substrate having one or more dislocation or crystal defects that extend continuously from the source region to the drain region, and blocking impurity dopant materials implanted to partially or fully occupy the dislocation defects, wherein the blocking impurity dopant materials substantially inhibit diffusion of the implanted source and drain dopants from diffusing along the dislocation or crystal defect.
  • According to a second aspect of the invention, there is provided a method for forming a semiconductor field-effect transistor device comprising the steps of: a) forming a first semiconductor structure comprising material with a non-zero number of threading dislocations and doped with a first dopant type; b) implanting a blocking impurity in the semiconductor structure; c) thermally processing the semiconductor structure such that the blocking impurities segregate to the existing threading dislocations, the blocking impurities further segregating to new dislocations that may be induced by the thermal processing; d) forming a dielectric layer on top of the semiconductor structure to define a gate region, and forming a gate electrode over the dielectric region, a portion of the semiconductor structure immediately beneath the gate defining a channel region, and a portion of the semiconductor structure beneath the channel region defining a well region; and, e) implanting dopants in the semiconductor structure on opposite sides of said gate region to form source and drain regions such that the source and drain regions abut the channel region and well region on either side, wherein a dislocation or crystal defect extends continuously from the source to drain region, and an immediate vicinity of said crystal defect is substantially occupied by the blocking impurity dopant.
  • Advantageously, the device and fabricating method of the invention relaxes the requirement for reducing the threading dislocation density in SiGe buffers, since the devices will be operable despite the presence of a finite number of dislocations.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Further features, aspects and advantages of the apparatus and methods of the present invention will become better understood with regard to the following description, appended claims, and accompanying drawings where:
  • FIG. 1(a) is a schematic cross-sectional diagram of a strained-Si-on-relaxed-SiGe n-MOSFET;
  • FIG. 1(b) is a schematic cross-sectional diagram of a strained-Si-on-relaxed-SiGe n-MOSFET with threading and misfit dislocations where source and drain dopants have segregated along the dislocation to form a leakage path between source and drain;
  • FIG. 2 is a plot of experimental data illustrating dislocation-induced leakage in a short-channel strained-Si-on-relaxed-SiGe n-MOSFET;
  • FIG. 3 is a cross-sectional diagram of a first embodiment of the invention showing a strained Si n-MOSFET where a defect spanning from source to drain is partially occupied by heavy p-type dopants;
  • FIG. 4 is a cross-sectional diagram of a second embodiment of the invention showing a strained Si p-MOSFET where a defect spanning from source to drain is partially occupied by heavy n-type dopants.
  • FIG. 5 is a cross-sectional diagram of a third embodiment of the invention showing a strained Si MOSFET where a defect spanning from source to drain is partially occupied by neutral impurities; and,
  • FIGS. 6(a)-6(h) depict a process sequence for improving the dislocation-related leakage in strained-layer MOSFETs.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • FIG. 3 is a cross-sectional diagram of a first embodiment of the invention showing a strained Si n-MOSFET where a defect spanning from source to drain is partially occupied by heavy p-type dopants. Preferably, the strained-layer n-MOSFET includes a Si, SiGe or SiGeC multi-layer structure consisting of these materials, that has, in the region between source and drain, impurity atoms that preferentially occupy the dislocation sites so as to prevent shorting of source and drain via dopant diffusion along the dislocation. Advantageously, devices formed as a result of the invention are immune to dislocation-related failures, and therefore are more robust to processing and material variations. This invention relaxes the requirement for reducing the threading dislocation density in SiGe buffers, since the devices will be operable despite the presence of a finite number of dislocations.
  • In the preferred embodiment of the strained Si n-MOSFET depicted in FIG. 3, indium, In, is utilized as a blocking material to prevent diffusion of arsenic, As, or phosphorous, P, or both species along a dislocation that spans from source to drain. The strained Si n-MOSFET layer structure includes a SiGe relaxed substrate 110, and a strained Si capping layer 120. The SiGe relaxed substrate 110 has a finite density of threading dislocations 130 that protrude to the wafer surface. The layer structure may also have a finite number of misfit dislocations 140 that extend along the Si/SiGe interface 22, the ends of which are terminated by a threading dislocation. The device has trench isolation regions 150, an insulating gate dielectric 160 formed of dielectric material such as: an oxide, nitride, oxynitride of silicon, and oxides and silicates of Hf, Al, Zr, La, Y, Ta, singly or in combinations, and a gate electrode 170 a portion of which may comprise polysilicon, polysilicongermanium, or the metals: Mo, Pt, Ir, W, Pd, Al, Au, Ni, Cu, Ti, and Co, their suicides and germanosilicides, either singly or in combinations. In the preferred embodiment, the source and drain electrodes 180 are doped n-type with P or As or, a combination of the two dopants. The regions of the relaxed SiGe substrate 100 between and below the source and drain regions are doped p-type. The region of the dislocation between the source and drain is partially occupied by In atoms 190 that act to block segregation of the source and drain dopant atoms along the dislocation, thus preventing a short between source and drain.
  • FIG. 4 is a cross-sectional diagram of a second embodiment of the invention showing a strained Si p-MOSFET device 200 where a defect spanning from source to drain is partially occupied by heavy n-type dopants. This device has the same structure as in FIG. 3, except that the source and drain electrodes 220 are p-type doped with boron, B, for example, the regions 210 between and below the source and drain regions are doped n-type. In the embodiment of the strained Si p-MOSFET depicted in FIG. 4, antimony, Sb, is utilized as a blocking material for boron, B, diffusion along the dislocation. That is, the region of the dislocation between the source and drain regions is partially occupied by Sb atoms 230 that act to block segregation of the source and drain dopant atoms along the dislocation, thus preventing a short between source and drain.
  • FIG. 5 is a cross-sectional diagram of a third embodiment of the invention showing a strained Si p-MOSFET device 300 having the same structure as either the device in FIG. 3 or FIG. 4. In the third embodiment, dislocation defect sites spanning from source to drain are partially occupied by neutral dopant species 360 that blocks segregation of the source and drain dopant atoms along the dislocation, thus preventing a short between source and drain implant regions. The advantage of neutral impurities is that they are less likely to affect the electrical properties of the device, and so higher doses could be used to more effectively passivate the device. In addition, the same dopant species may be used to passivate both nFETs and pFETs. The preferred candidates for neutral impurity passivation species are group IV impurities such as carbon, (C), tin (Sn) or lead (Pb), or a combination thereof. The implanted species may also form a complex with existing impurities in the semiconductor such as C or oxygen (O).
  • The present invention also provides a method for improving the dislocation-related leakage in strained-layer MOSFETs. The process flow for one such method is illustrated in FIGS. 6(a)-6(h). In the preferred embodiment, the starting substrate comprises a relaxed SiGe 400 and a strained Si surface layer 410 as shown in FIG. 6(a). The substrate has a finite number of threading dislocations 420 and may also have a finite number of misfit dislocations 430 at the Si/SiGe interface 22. As shown in FIG. 6(b), well doping 440 is introduced by ion implantation. For an n-MOSFET, this dopant is p-type species, and for a p-MOSFET, the dopant is n-type. Next, as shown in FIG. 6(c), the blocking impurity is introduced by ion implantation 450, such that the peak concentration corresponds roughly to the Si/SiGe interface where additional misfit dislocations are likely to form. Preferably, a blocking impurity is implanted with an energy such that the peak blocking impurity concentration approximately coincides with a Si/SiGe interface. For instance, in an example embodiment, for a 20 nm strained Si layer on SiGe, the preferred implant energies would be 20-30 keV for In, Sn or Sb blocking impurities. The concentration of blocking atoms required to effectively passivate the dislocations depends on the process details, and specifically on the subsequent thermal processing. Preferably the concentration of blocking atoms ranges between 1017 cm−3-1019 cm−3 with the exact amount determined by the diffusivity of the species and the expected number of atoms need to effectively passivate the dislocation. After an annealing step, the blocking species preferentially occupies the dislocation site 470 as shown in FIG. 6(d). Next, as shown in FIGS. 6(e) through 6(g), isolation regions 480, gate oxide 490, and gate electrode 500 patterning are performed. Finally, as shown in FIG. 6(h), source/drain dopants 510 are implanted and activated by annealing. Since the blocking dopants are implanted before the source and drain dopants, and therefore already occupy the region in the vicinity of the dislocation, the source and drain dopants would need to displace the blocking species in order to segregate along the dislocation, thereby reducing the probably of dislocation-induced leakage.
  • While the invention has been particularly shown and described with respect to illustrative and preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in form and details may be made therein without departing from the spirit and scope of the invention that should be limited only by the scope of the appended claims.

Claims (21)

1. A semiconductor field-effect transistor device comprising:
a first layer of semiconductor material doped of a first dopant type;
a source region and a drain region implanted with dopants of a second opposite type;
a gate electrode separated from the first layer by a dielectric region, and positioned between said source and drain electrodes;
said substrate having one or more dislocation or crystal defects that extend continuously from the source region to the drain region, and
blocking impurity dopant materials that partially or fully occupies said dislocation defects, wherein said blocking impurity dopant materials substantially inhibit diffusion of said implanted source and drain dopants from diffusing along said dislocation or crystal defect.
2. The semiconductor field-effect transistor device as claimed in claim 1, wherein said first layer of semiconductor material comprises material selected from the group comprising: Si, SiGe, SiGeC, or Ge.
3. The semiconductor field-effect transistor device as claimed in claim 1, wherein said first layer of semiconductor material comprises a multi-layer structure comprising materials selected from the group comprising: Si, SiGe, SiGeC, or Ge.
4. The semiconductor field-effect transistor device as claimed in claim 1, wherein said first layer of semiconductor material comprises a SiGe relaxed substrate.
5. The semiconductor field-effect transistor device as claimed in claim 1, wherein said source and drain dopants of said second type comprise P, As or Sb, singly or in combination thereof, and said blocking impurity is In.
6. The semiconductor field-effect transistor device as claimed in claim 1, wherein said source and drain dopants of said second type comprise B or In, singly or in combination thereof, and said blocking impurity is Sb.
7. The semiconductor field-effect transistor device as claimed in claim 1, wherein said blocking impurity is a neutral-type impurity.
8. The semiconductor field-effect transistor device as claimed in claim 7, wherein said blocking impurity is a group IV impurity.
9. The semiconductor field-effect transistor device as claimed in claim 7, wherein said blocking impurity is C, Sn or Pb, singly or in combination thereof.
10. A method for forming a semiconductor field-effect transistor device comprising the steps of:
a) forming a first semiconductor structure comprising material doped of a first dopant type such that said semiconductor structure includes a non-zero number of threading dislocations;
b) implanting a blocking impurity in said semiconductor structure;
c) thermally processing said semiconductor structure such that said blocking impurities segregate to said existing threading dislocations, said blocking impurities further segregating to new dislocations that may be induced by said thermal processing;
d) forming a dielectric layer on top of said semiconductor structure to define a gate region, and forming a gate electrode over said dielectric region, a portion of the semiconductor structure immediately beneath the gate defining a channel region, and a portion of the semiconductor structure beneath the channel region defining a well region; and,
e) implanting dopants in said semiconductor structure on opposite sides of said gate region to form source and drain regions such that the source and drain regions abut the channel region and well region on either side,
wherein a dislocation or crystal defect extends continuously from said source to drain region, and an immediate vicinity of said crystal defect is substantially occupied by said blocking impurity dopant.
11. The method for forming a semiconductor field-effect transistor device as claimed in claim 10, wherein said first layer of semiconductor material comprises material selected from the group comprising: Si, SiGe, SiGeC, or Ge.
12. The method for forming a semiconductor field-effect transistor device as claimed in claim 10, wherein said step a) of forming a first semiconductor structure comprises forming a multi-layer structure comprising materials selected from the group comprising: Si, SiGe, SiGeC, or Ge.
13. The method for forming a semiconductor field-effect transistor device as claimed in claim 10, wherein said first semiconductor structure comprises a SiGe relaxed substrate.
14. The method for forming a semiconductor field-effect transistor device as claimed in claim 10, wherein said step b) of implanting blocking impurity dopant materials in said semiconductor structure includes implanting a blocking impurity of a concentration ranging between about 1017 cm−3-1019 cm−3.
15. The method for forming a semiconductor field-effect transistor device as claimed in claim 10, wherein said step b) of implanting blocking impurity dopant materials in said semiconductor structure includes implanting a blocking impurity with an energy such that the peak blocking impurity concentration approximately coincides with a Si/SiGe interface.
16. The method for forming a semiconductor field-effect transistor device as claimed in claim 10, wherein said thermally processing step c) comprises a thermal annealing step at an anneal temperature ranging between about 600° C.-1200° C.
17. The method for forming a semiconductor field-effect transistor device as claimed in claim 10, wherein dopants forming said source and drain regions comprise P, As or Sb, singly or in combination thereof, and said blocking impurity is In.
18. The method for forming a semiconductor field-effect transistor device as claimed in claim 10, wherein dopants forming said source and drain regions comprise B or In, singly or in combination thereof, and said blocking impurity is Sb.
19. The method for forming a semiconductor field-effect transistor device as claimed in claim 10, wherein said blocking impurity is a neutral-type impurity.
20. The method for forming a semiconductor field-effect transistor device as claimed in claim 18, wherein said blocking impurity is a group IV impurity.
21. The method for forming a semiconductor field-effect transistor device as claimed in claim 18, wherein said blocking impurity is C, Sn or Pb, singly or in combination thereof.
US10/717,279 2003-11-19 2003-11-19 Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor Abandoned US20050104092A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US10/717,279 US20050104092A1 (en) 2003-11-19 2003-11-19 Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor
CNB2004100929851A CN100370622C (en) 2003-11-19 2004-11-12 Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor
US12/539,235 US8343838B2 (en) 2003-11-19 2009-08-11 Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor by implanting blocking impurity into the strained-layer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/717,279 US20050104092A1 (en) 2003-11-19 2003-11-19 Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/539,235 Division US8343838B2 (en) 2003-11-19 2009-08-11 Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor by implanting blocking impurity into the strained-layer

Publications (1)

Publication Number Publication Date
US20050104092A1 true US20050104092A1 (en) 2005-05-19

Family

ID=34574568

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/717,279 Abandoned US20050104092A1 (en) 2003-11-19 2003-11-19 Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor
US12/539,235 Expired - Lifetime US8343838B2 (en) 2003-11-19 2009-08-11 Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor by implanting blocking impurity into the strained-layer

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/539,235 Expired - Lifetime US8343838B2 (en) 2003-11-19 2009-08-11 Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor by implanting blocking impurity into the strained-layer

Country Status (2)

Country Link
US (2) US20050104092A1 (en)
CN (1) CN100370622C (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060185581A1 (en) * 2005-02-24 2006-08-24 Shin-Etsu Handotai Co., Ltd. Method for producing a semiconductor wafer
US20080224269A1 (en) * 2007-03-12 2008-09-18 Samsung Electronics Co., Ltd. Gettering structures and methods and their application
US20090230475A1 (en) * 2008-03-13 2009-09-17 Clark Jr William F Field effect structure including carbon alloyed channel region and source/drain region not carbon alloyed
US20090325358A1 (en) * 2003-11-19 2009-12-31 International Business Machines Corporation Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor
CN113497118A (en) * 2020-03-19 2021-10-12 三菱电机株式会社 Silicon carbide semiconductor device and method for manufacturing same

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009158853A (en) * 2007-12-27 2009-07-16 Toshiba Corp Semiconductor device
US8828138B2 (en) * 2010-05-17 2014-09-09 International Business Machines Corporation FET nanopore sensor
US8518829B2 (en) 2011-04-22 2013-08-27 International Business Machines Corporation Self-sealed fluidic channels for nanopore array
US20130200455A1 (en) * 2012-02-08 2013-08-08 Taiwan Semiconductor Manufacturing Company, Ltd. Dislocation smt for finfet device
US8866235B2 (en) * 2012-11-09 2014-10-21 Taiwan Semiconductor Manufacturing Company, Ltd. Source and drain dislocation fabrication in FinFETs
US9293466B2 (en) * 2013-06-19 2016-03-22 Taiwan Semiconductor Manufacturing Company, Ltd. Embedded SRAM and methods of forming the same
US9853055B2 (en) 2016-03-30 2017-12-26 Globalfoundries Inc. Method to improve crystalline regrowth
CN108766967B (en) * 2018-05-23 2021-05-28 燕山大学 Planar composite strain Si/SiGe CMOS device and preparation method thereof

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5134447A (en) * 1989-09-22 1992-07-28 At&T Bell Laboratories Neutral impurities to increase lifetime of operation of semiconductor devices
US5245208A (en) * 1991-04-22 1993-09-14 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and manufacturing method thereof
US5969407A (en) * 1997-03-04 1999-10-19 Advanced Micro Devices, Inc. MOSFET device with an amorphized source
US20020033511A1 (en) * 2000-09-15 2002-03-21 Babcock Jeffrey A. Advanced CMOS using super steep retrograde wells
US6432802B1 (en) * 1999-09-17 2002-08-13 Matsushita Electronics Corporation Method for fabricating semiconductor device
US6555839B2 (en) * 2000-05-26 2003-04-29 Amberwave Systems Corporation Buried channel strained silicon FET using a supply layer created through ion implantation
US20040075105A1 (en) * 2002-08-23 2004-04-22 Amberwave Systems Corporation Semiconductor heterostructures having reduced dislocation pile-ups and related methods
US6844227B2 (en) * 2000-12-26 2005-01-18 Matsushita Electric Industrial Co., Ltd. Semiconductor devices and method for manufacturing the same
US6849527B1 (en) * 2003-10-14 2005-02-01 Advanced Micro Devices Strained silicon MOSFET having improved carrier mobility, strained silicon CMOS device, and methods of their formation
US6936505B2 (en) * 2003-05-20 2005-08-30 Intel Corporation Method of forming a shallow junction

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6399970B2 (en) * 1996-09-17 2002-06-04 Matsushita Electric Industrial Co., Ltd. FET having a Si/SiGeC heterojunction channel
JP3314683B2 (en) 1997-09-12 2002-08-12 松下電器産業株式会社 Method for manufacturing semiconductor device
JP3919462B2 (en) * 2000-06-20 2007-05-23 松下電器産業株式会社 Semiconductor device and manufacturing method thereof
US6515335B1 (en) * 2002-01-04 2003-02-04 International Business Machines Corporation Method for fabrication of relaxed SiGe buffer layers on silicon-on-insulators and structures containing the same
US6756276B1 (en) * 2002-09-30 2004-06-29 Advanced Micro Devices, Inc. Strained silicon MOSFET having improved source/drain extension dopant diffusion resistance and method for its fabrication
CN1286157C (en) * 2002-10-10 2006-11-22 松下电器产业株式会社 Semiconductor device and method for fabricating the same
US20050104092A1 (en) 2003-11-19 2005-05-19 International Business Machiness Corportion Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5134447A (en) * 1989-09-22 1992-07-28 At&T Bell Laboratories Neutral impurities to increase lifetime of operation of semiconductor devices
US5245208A (en) * 1991-04-22 1993-09-14 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and manufacturing method thereof
US5969407A (en) * 1997-03-04 1999-10-19 Advanced Micro Devices, Inc. MOSFET device with an amorphized source
US6432802B1 (en) * 1999-09-17 2002-08-13 Matsushita Electronics Corporation Method for fabricating semiconductor device
US6555839B2 (en) * 2000-05-26 2003-04-29 Amberwave Systems Corporation Buried channel strained silicon FET using a supply layer created through ion implantation
US20020033511A1 (en) * 2000-09-15 2002-03-21 Babcock Jeffrey A. Advanced CMOS using super steep retrograde wells
US6844227B2 (en) * 2000-12-26 2005-01-18 Matsushita Electric Industrial Co., Ltd. Semiconductor devices and method for manufacturing the same
US20040075105A1 (en) * 2002-08-23 2004-04-22 Amberwave Systems Corporation Semiconductor heterostructures having reduced dislocation pile-ups and related methods
US6936505B2 (en) * 2003-05-20 2005-08-30 Intel Corporation Method of forming a shallow junction
US6849527B1 (en) * 2003-10-14 2005-02-01 Advanced Micro Devices Strained silicon MOSFET having improved carrier mobility, strained silicon CMOS device, and methods of their formation

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090325358A1 (en) * 2003-11-19 2009-12-31 International Business Machines Corporation Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor
US8343838B2 (en) 2003-11-19 2013-01-01 International Business Machines Corporation Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor by implanting blocking impurity into the strained-layer
US20060185581A1 (en) * 2005-02-24 2006-08-24 Shin-Etsu Handotai Co., Ltd. Method for producing a semiconductor wafer
US20080224269A1 (en) * 2007-03-12 2008-09-18 Samsung Electronics Co., Ltd. Gettering structures and methods and their application
US20110076838A1 (en) * 2007-03-12 2011-03-31 Park Young-Soo Gettering structures and methods and their application
US8293613B2 (en) 2007-03-12 2012-10-23 Samsung Electronics Co., Ltd. Gettering structures and methods and their application
US20090230475A1 (en) * 2008-03-13 2009-09-17 Clark Jr William F Field effect structure including carbon alloyed channel region and source/drain region not carbon alloyed
US8017489B2 (en) 2008-03-13 2011-09-13 International Business Machines Corporation Field effect structure including carbon alloyed channel region and source/drain region not carbon alloyed
CN113497118A (en) * 2020-03-19 2021-10-12 三菱电机株式会社 Silicon carbide semiconductor device and method for manufacturing same

Also Published As

Publication number Publication date
CN1619834A (en) 2005-05-25
US8343838B2 (en) 2013-01-01
CN100370622C (en) 2008-02-20
US20090325358A1 (en) 2009-12-31

Similar Documents

Publication Publication Date Title
US8343838B2 (en) Method of reducing dislocation-induced leakage in a strained-layer field-effect transistor by implanting blocking impurity into the strained-layer
US8207042B2 (en) Semiconductor device and method of manufacturing the same
US6992355B2 (en) Semiconductor-on-insulator constructions
US6844227B2 (en) Semiconductor devices and method for manufacturing the same
US8426858B2 (en) Strained NMOS transistor featuring deep carbon doped regions and raised donor doped source and drain
US9490364B2 (en) Semiconductor transistor having a stressed channel
TWI236707B (en) Manufacturing method of semiconductor substrate
US6403433B1 (en) Source/drain doping technique for ultra-thin-body SOI MOS transistors
CN101060134A (en) MOSFET device and its making method
JPH1197674A (en) Semiconductor device and manufacture thereof
US20090173998A1 (en) Semiconductor device and manufacturing method thereof
JPH10261588A (en) Semiconductor device
JP4136939B2 (en) Semiconductor device and manufacturing method thereof
WO2009104231A1 (en) Semiconductor device and manufacturing method for same
US20050133819A1 (en) Semiconductor device using strained silicon layer and method of manufacturing the same
JP4096416B2 (en) Field effect semiconductor device and method for manufacturing the same
US20040121567A1 (en) Doping method and semiconductor device fabricated using the method
KR20070070863A (en) Semiconductor device and method for fabricating the same
JPH06224423A (en) Mos field effect transistor

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KOESTER, STEVEN J.;REEL/FRAME:014730/0309

Effective date: 20031117

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001

Effective date: 20150629

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001

Effective date: 20150910

AS Assignment

Owner name: ALSEPHINA INNOVATIONS INC., CANADA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049709/0871

Effective date: 20181126