KR960003106A - Phase locked loop circuit for satellite broadcasting receiver - Google Patents
Phase locked loop circuit for satellite broadcasting receiver Download PDFInfo
- Publication number
- KR960003106A KR960003106A KR1019940015365A KR19940015365A KR960003106A KR 960003106 A KR960003106 A KR 960003106A KR 1019940015365 A KR1019940015365 A KR 1019940015365A KR 19940015365 A KR19940015365 A KR 19940015365A KR 960003106 A KR960003106 A KR 960003106A
- Authority
- KR
- South Korea
- Prior art keywords
- frequency
- oscillation frequency
- phase
- locked loop
- generating
- Prior art date
Links
Landscapes
- Superheterodyne Receivers (AREA)
Abstract
본 발명은 Ku-Band 이상의 주파수 대역에서 안정된 발진주파수를 발생할 수 있는 위성방송 수신기용 위상 고정루프회로에 관한 것으로,이를 위하여 기준주파수(fr)를 발생시키기 위한 수정발진기와,기준주파수(fr)와 소정의 분주비로 분주된 발진주파수(fo)의 위상차를 검출하기 위한 위상검출기와,위상검출기에서 출력되는 위상차신호로 부터 소정의 직류전압을 발생하기 위한 루프필터와,루프필터로 부터 공급되는 직류전압의 크기에 따라 가변되는 발진주파수(fo)를 발생시키기 위한 전압제어 유전체공진 발진기와,이 전압제어 유전체공진 발진기에서 출력되는 발진주파수(fo)를 동일한 전력으로 분배하기 위한 커플러와,이 커플러로 부터의 발진주파수(fo)를 소정의 분주비로 분주하여 위상검출기에 제공하기 위한 분주수단을 구비하며,수정발진기에서 발생되는 기준주파수(fr)와 전압제어 유전체공진 발진기에서 발생되는 발진주파수(fo)사이에 주파수차를 최소화 시킴으로서,최종적으로 PLL 회로에서 출력되는 발진주파수(fo)의 위상잡음을 최소화 한 것이다.The present invention relates to a phase locked loop circuit for a satellite broadcasting receiver capable of generating a stable oscillation frequency in a frequency band above Ku-Band, and for this purpose, a crystal oscillator for generating a reference frequency (fr), a reference frequency (fr) and A phase detector for detecting a phase difference of the oscillation frequency fo divided by a predetermined division ratio, a loop filter for generating a predetermined DC voltage from a phase difference signal output from the phase detector, and a DC voltage supplied from the loop filter A voltage controlled dielectric resonator oscillator for generating an oscillation frequency fo which varies according to the size of the oscillator, a coupler for distributing the oscillation frequency fo output from the voltage controlled dielectric resonance oscillator with the same power, and from this coupler And dividing means for dividing the oscillation frequency (fo) at a predetermined frequency division ratio and providing it to the phase detector. By minimizing the frequency difference between the generated reference frequency fr and the oscillation frequency fo generated in the voltage controlled dielectric resonance oscillator, the phase noise of the oscillation frequency fo output from the PLL circuit is finally minimized.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제2도는 본 발명의 바람직한 실시예에 따른 위상방송 수신기용 위상 고정루프회로에 대한 블럭도.2 is a block diagram of a phase locked loop circuit for a phase broadcast receiver according to a preferred embodiment of the present invention.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940015365A KR960003106A (en) | 1994-06-30 | 1994-06-30 | Phase locked loop circuit for satellite broadcasting receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940015365A KR960003106A (en) | 1994-06-30 | 1994-06-30 | Phase locked loop circuit for satellite broadcasting receiver |
Publications (1)
Publication Number | Publication Date |
---|---|
KR960003106A true KR960003106A (en) | 1996-01-26 |
Family
ID=66688939
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940015365A KR960003106A (en) | 1994-06-30 | 1994-06-30 | Phase locked loop circuit for satellite broadcasting receiver |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR960003106A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100834722B1 (en) * | 2006-09-01 | 2008-06-05 | (주)태광이엔시 | The Local Oscillator using Dielectric Resonator and Frequency Synthesizer with it |
US11692716B2 (en) | 2020-05-15 | 2023-07-04 | Electrolux Home Products, Inc. | Housing for household appliance with external panel having integrated reinforcement |
-
1994
- 1994-06-30 KR KR1019940015365A patent/KR960003106A/en not_active Application Discontinuation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100834722B1 (en) * | 2006-09-01 | 2008-06-05 | (주)태광이엔시 | The Local Oscillator using Dielectric Resonator and Frequency Synthesizer with it |
US11692716B2 (en) | 2020-05-15 | 2023-07-04 | Electrolux Home Products, Inc. | Housing for household appliance with external panel having integrated reinforcement |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5263197A (en) | Dual port oscillator for two-stage direct conversion receiver | |
US4720688A (en) | Frequency synthesizer | |
TW335575B (en) | PLL circuit | |
KR960003106A (en) | Phase locked loop circuit for satellite broadcasting receiver | |
KR940005139A (en) | Negative feedback control circuit with common line for input and output signals | |
ATE182727T1 (en) | FREQUENCY SYNTHESIZER | |
KR960039654A (en) | Phase Locked Loop of Microwave Oscillators | |
US3866137A (en) | Phase locked frequency divider circuitry | |
EP0164994A2 (en) | RF oscillator and method of generating RF energy | |
KR960027408A (en) | Satellite frequency converter | |
JP2002198924A (en) | Circuit for getting stereo sub-carrier and rds carrier | |
KR960027347A (en) | Wideband Phase-Locked Loop (PLL) Frequency Synthesizer with Gain Control | |
DK224688D0 (en) | OSCILLATOR EQUIPMENT TO PROVIDE AT LEAST TWO DIFFERENT FREQUENCIES | |
KR960039655A (en) | Phase Locked Loop of Microwave Oscillators | |
KR960027409A (en) | Satellite broadcast repeater (A pepeater) | |
KR960027478A (en) | Frequency Oscillator of Satellite Communication System | |
JPH08154029A (en) | Resonance circuit | |
KR960039977A (en) | Satellite Broadcasting Demodulator | |
KR910003960A (en) | Dual Band Frequency Converter for Satellite Broadcasting | |
Heina | Modern Techniques in Converter Carrier Supply Generators for Satellite Communication Systems | |
KR970004501A (en) | Clock Generation Circuit with Improved Phase Locked Loop (PLL) Circuit | |
JPS60241338A (en) | Encoder and decoder | |
JP2003244002A (en) | Radio receiver | |
JPH01280930A (en) | Frequency synthesizer system receiver | |
RU94031664A (en) | Digital oscillator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |