JPS6298783A - 発光ダイオ−ド - Google Patents

発光ダイオ−ド

Info

Publication number
JPS6298783A
JPS6298783A JP60237512A JP23751285A JPS6298783A JP S6298783 A JPS6298783 A JP S6298783A JP 60237512 A JP60237512 A JP 60237512A JP 23751285 A JP23751285 A JP 23751285A JP S6298783 A JPS6298783 A JP S6298783A
Authority
JP
Japan
Prior art keywords
chip
led
layer
bed
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60237512A
Other languages
English (en)
Inventor
Takao Anegawa
姉川 隆雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP60237512A priority Critical patent/JPS6298783A/ja
Publication of JPS6298783A publication Critical patent/JPS6298783A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Led Device Packages (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔発明の技術分野〕 この発明は発光ダイオードの構造にかかり、特に発光ダ
イオードの順方向電圧よりも高電圧の回路に接続できる
ように電流制限用の抵抗器を発光ダイオードに組込む構
造に適用される。
〔発明の技術的背景〕
発光ダイオード(以下LEDと略称)をその順方向動作
電圧を超える回路電圧の回路に接続し動作させるものが
多い。これは一般のOA機器の回路電圧がDC5Vに設
定されていることからLEDが挿入される上記回路の部
分に抵抗器を直列に挿入し電流制限を施して用いられる
。すなわち、第3図に示すように、LEDlooの容器
101から導出したリード102.102の一方とこれ
が接続される回路パターン103との間に電流制限用抵
抗器1α4がその端子114.1]、4をはんだ105
で接合挿入されたものである。なお、図中の106は一
方のリード102に直結されたチップベッド、107は
チップベッド106の上面に被着された例えば導電性の
エポキシ樹脂の接着層で、LEDチップ108に対しそ
の下部電極(図示省略)を接着してこのチップを取着す
る。また、109はLEDチップの上部電極(図示省略
)とLEDの他方のり−ド102とを接続するボンディ
ングワイヤである。
〔背景技術の問題点〕
上記従来のLEDは回路に装着するにあたり、電流制限
を施すための抵抗器を用意することと、抵抗器をLED
のリードに接続すること等を必要とする問題、このよう
に取着された抵抗器により回路の専有面積効率が低下す
る問題がある。
〔発明の目的〕
この発明は上記従来の問題点に鑑み、LEDの改良構造
を提供する。
〔発明の概要〕
この発明にかかるLEDはチップベッドのLEDチップ
のチップペットにマウントされる側の主面に抵抗層を蒸
着形成することにより電流制限用の抵抗器を内装させ、
LEDの順方向電圧を超える電圧の回路にLEDを直接
取着けできる。
〔発明の実施例〕
以下、この発明の一実施例を第1図および第2図を参照
して説明する。なお、説明において従来と変わらない部
分については図中の各部に従来と同じ符号を付けて示し
説明を省略する。
第1図に示されるLEDIIの構造はLEDチップ10
8の下主面、すなわち、このチップがチップベッド10
6にマウントされる側の主面に、第2図aに示すように
一例の窒化タンタル(TaN)層12が被着されたもの
である。このチップはウェーハの状態で電極形成後にT
aNを蒸着またはスパッタリングにより被着しておいて
分割してチップに形成される。上記TaN層の形成条件
は、このLEDが配設される回路の回路電圧が5ボルト
であり、LEDノVF(順電圧)が2.5ボルト、IF
(順電流)が10mAの場合、IFを上記に適合させる
ためには250Ωの抵抗を直列に挿入接続すればよい。
すなわち、LEDチップ主面の面積が0.3X0.3m
mのとき、シート抵抗値が50Ω/口のTaN層はその
層厚を1.5no+に形成して適する。ついで、上記チ
ップ108はそのTaN層12を導電性エポキシ樹脂の
如き接着層13でチップベッド106に接着される。
〔発明の効果〕
この発明によれば、電流制限抵抗器をTaN層でLED
チップの一方の主面に蒸着形成してLED容器に内装し
たので、特に抵抗器を用意し、更に抵抗器をリードに接
続する必要が全くない。また。
抵抗器を内装したので抵抗器による回路の専有面積効率
を低下させることなく抵抗器が設置できる顕著な利点が
ある。
なお、この発明は実施例に限られるものでなく、発光ダ
イオード表示素子やフォトトランジスタカブラ等におい
ても適用できることはいうまでもない。
【図面の簡単な説明】
第1図はこの発明の一実施例のLEDの側面断面図、第
2図は第1図の要部の構成をさらに説明するために同図
a、bで組立の順序を説明するいずれも斜視図、第3図
は従来のLEDの側面断面図である。 旦、100    LED 12       TaN層(抵抗層)13、107 
   接着層 1.01      LEDの容器 1.02       リート

Claims (1)

    【特許請求の範囲】
  1. 発光ダイオードの順方向電圧を超える電圧の回路に直接
    接続される発光ダイオードが、発光ダイオードチップの
    チップベッドにマウントされる側の主面に被着された窒
    化タンタルの抵抗層を具備したことを特徴とする発光ダ
    イオード。
JP60237512A 1985-10-25 1985-10-25 発光ダイオ−ド Pending JPS6298783A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60237512A JPS6298783A (ja) 1985-10-25 1985-10-25 発光ダイオ−ド

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60237512A JPS6298783A (ja) 1985-10-25 1985-10-25 発光ダイオ−ド

Publications (1)

Publication Number Publication Date
JPS6298783A true JPS6298783A (ja) 1987-05-08

Family

ID=17016419

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60237512A Pending JPS6298783A (ja) 1985-10-25 1985-10-25 発光ダイオ−ド

Country Status (1)

Country Link
JP (1) JPS6298783A (ja)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7516755B2 (en) 2001-02-15 2009-04-14 Op Systems Oy System for producing and distributing compressed air
US10262881B2 (en) 2014-11-26 2019-04-16 Kateeva, Inc. Environmentally controlled coating systems
US10309665B2 (en) 2008-06-13 2019-06-04 Kateeva, Inc. Gas enclosure assembly and system
US10434804B2 (en) 2008-06-13 2019-10-08 Kateeva, Inc. Low particle gas enclosure systems and methods
US10442226B2 (en) 2008-06-13 2019-10-15 Kateeva, Inc. Gas enclosure assembly and system
US10500880B2 (en) 2008-06-13 2019-12-10 Kateeva, Inc. Gas enclosure systems and methods utilizing an auxiliary enclosure
US10519535B2 (en) 2008-06-13 2019-12-31 Kateeva Inc. Method and apparatus for load-locked printing
US11034176B2 (en) 2008-06-13 2021-06-15 Kateeva, Inc. Gas enclosure assembly and system
US11107712B2 (en) 2013-12-26 2021-08-31 Kateeva, Inc. Techniques for thermal treatment of electronic devices
US11338319B2 (en) 2014-04-30 2022-05-24 Kateeva, Inc. Gas cushion apparatus and techniques for substrate coating
US11975546B2 (en) 2008-06-13 2024-05-07 Kateeva, Inc. Gas enclosure assembly and system
US12018857B2 (en) 2008-06-13 2024-06-25 Kateeva, Inc. Gas enclosure assembly and system
US12064979B2 (en) 2008-06-13 2024-08-20 Kateeva, Inc. Low-particle gas enclosure systems and methods

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5017777A (ja) * 1973-05-11 1975-02-25
JPS59119777A (ja) * 1982-12-24 1984-07-11 Toshiba Corp 発光表示装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5017777A (ja) * 1973-05-11 1975-02-25
JPS59119777A (ja) * 1982-12-24 1984-07-11 Toshiba Corp 発光表示装置

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7516755B2 (en) 2001-02-15 2009-04-14 Op Systems Oy System for producing and distributing compressed air
US10900678B2 (en) 2008-06-13 2021-01-26 Kateeva, Inc. Gas enclosure assembly and system
US11034176B2 (en) 2008-06-13 2021-06-15 Kateeva, Inc. Gas enclosure assembly and system
US10434804B2 (en) 2008-06-13 2019-10-08 Kateeva, Inc. Low particle gas enclosure systems and methods
US10442226B2 (en) 2008-06-13 2019-10-15 Kateeva, Inc. Gas enclosure assembly and system
US10500880B2 (en) 2008-06-13 2019-12-10 Kateeva, Inc. Gas enclosure systems and methods utilizing an auxiliary enclosure
US10519535B2 (en) 2008-06-13 2019-12-31 Kateeva Inc. Method and apparatus for load-locked printing
US10309665B2 (en) 2008-06-13 2019-06-04 Kateeva, Inc. Gas enclosure assembly and system
US12064979B2 (en) 2008-06-13 2024-08-20 Kateeva, Inc. Low-particle gas enclosure systems and methods
US10654299B2 (en) 2008-06-13 2020-05-19 Kateeva, Inc. Low-particle gas enclosure systems and methods
US12018857B2 (en) 2008-06-13 2024-06-25 Kateeva, Inc. Gas enclosure assembly and system
US11975546B2 (en) 2008-06-13 2024-05-07 Kateeva, Inc. Gas enclosure assembly and system
US11633968B2 (en) 2008-06-13 2023-04-25 Kateeva, Inc. Low-particle gas enclosure systems and methods
US11107712B2 (en) 2013-12-26 2021-08-31 Kateeva, Inc. Techniques for thermal treatment of electronic devices
US11338319B2 (en) 2014-04-30 2022-05-24 Kateeva, Inc. Gas cushion apparatus and techniques for substrate coating
US10262881B2 (en) 2014-11-26 2019-04-16 Kateeva, Inc. Environmentally controlled coating systems

Similar Documents

Publication Publication Date Title
US8525216B2 (en) Light-emitting diode integration scheme
US5077633A (en) Grounding an ultra high density pad array chip carrier
JPS6298783A (ja) 発光ダイオ−ド
US6593647B2 (en) Semiconductor device
KR970067781A (ko) 반도체 장치와 그의 제조방법 및 집합형 반도체 장치
JPH05259375A (ja) 積層チップ組立体およびその製造方法
TW201001668A (en) Electronic element assembly structure
JPH05299700A (ja) 発光基板
US4538143A (en) Light-emitting diode displayer
EP1333489A3 (en) Semiconductor chip with a protective film
JP3856250B2 (ja) Smd型led
JPH0462866A (ja) 表面実装部品の実装方法
RU96102597A (ru) Высоковольтный опрокидывающий диод
JP3302203B2 (ja) 発光ダイオード
KR20030028127A (ko) 반도체 전력용 모듈 및 그 제조방법
EP2234147A3 (en) Method of fabricating resin-sealed semiconductor devices
JPS6298782A (ja) 発光ダイオ−ド
JPH0416462Y2 (ja)
JP2600516B2 (ja) 半導体装置
EP0902977B1 (en) Surface mount package with heat transfer feature
JPH05129505A (ja) 電子回路素子搭載用リードフレーム
JPS61131556A (ja) 半導体装置
JPS5810849A (ja) 集積回路装置
JP3000976B2 (ja) 有機基板を用いた半導体装置
JPH01196844A (ja) 電子部品の実装法