JPS5884412A - Laminated inductor - Google Patents
Laminated inductorInfo
- Publication number
- JPS5884412A JPS5884412A JP18099981A JP18099981A JPS5884412A JP S5884412 A JPS5884412 A JP S5884412A JP 18099981 A JP18099981 A JP 18099981A JP 18099981 A JP18099981 A JP 18099981A JP S5884412 A JPS5884412 A JP S5884412A
- Authority
- JP
- Japan
- Prior art keywords
- laminated
- aperture
- magnetic material
- winding
- electrode terminals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004804 winding Methods 0.000 claims abstract description 25
- 239000000696 magnetic material Substances 0.000 claims abstract description 9
- 238000000034 method Methods 0.000 abstract description 3
- 239000002648 laminated material Substances 0.000 abstract 2
- 238000001354 calcination Methods 0.000 abstract 1
- 238000005259 measurement Methods 0.000 abstract 1
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000010304 firing Methods 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- 241001125046 Sardina pilchardus Species 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- 235000019512 sardine Nutrition 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F17/00—Fixed inductances of the signal type
- H01F17/0006—Printed inductances
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
- Coils Or Transformers For Communication (AREA)
Abstract
Description
【発明の詳細な説明】
本発明は種層イ゛ンダタタに関し、詳しくいうと、積層
巻線の巻始め側と巻終り側に対する電極端子がそれぞれ
積層体の一平面上に３１出された構造の積層インダクタ
に関する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a seed layer inductor, and more specifically, a seed layer inductor having a structure in which 31 electrode terminals for the winding start side and winding end side of a laminated winding are each provided on one plane of the laminated winding. Regarding laminated inductors.
従来よりシート法あるいは印刷法を使用し、絶ｍ性磁性
体層（磁性体層が絶縁性でない場合には磁性体層に絶縁
体層を介在させる）を介在させて印刷導電パターンを積
層し、該印刷導電パターンの積層によって形成された積
層巻線の巻始め端部および巻終り端部を積層体の対向す
る端部にそれヤれ露出させ、これら露出端部に外部電極
端子を被着したチップをの積層インダクタが製造されて
いる。このチップ型積層インダクタは非常□に小型に形
成でき、また大蓋生産できるので製造効率が良（、安価
である噂の利点がある。しかしながら、積層巻線の巻始
め端部および巻終り端部が積層体の対向端部に髄かに露
出しているだけであるので、これら積層体の端部に被着
される外部電極端子との接続状態が不良となる場合がし
ばしばあり、信頼性に欠ける欠点があった。Conventionally, using a sheet method or a printing method, a printed conductive pattern is laminated with an insulating layer interposed between the magnetic layers (if the magnetic layer is not insulating, an insulating layer is interposed between the magnetic layers), The winding start end and the winding end end of the laminated winding formed by laminating the printed conductive patterns were exposed to opposite ends of the laminate, and external electrode terminals were attached to these exposed ends. Multilayer inductors are manufactured using chips. This chip-type laminated inductor can be made very small and can be manufactured with a large lid, so it has good manufacturing efficiency (and has the advantage of being rumored to be cheap. However, the winding start end and the winding end end are only exposed at the opposite ends of the laminate, so the connections with the external electrode terminals attached to the ends of these laminates are often poor, resulting in poor reliability. There was a drawback.
本発明は上記欠点を除去するためになされたもので、積
層巻線の巻始め鯛と巻終り側に対する電極端子をそれぞ
れ積層体の一平面上に引出し、該電極端子をプリント回
路板等の導電パターンに直接電気的に接続できるように
した積層インダクタを提供することである。The present invention was made in order to eliminate the above-mentioned drawbacks, and the electrode terminals for the winding start and winding ends of the laminated winding are drawn out on one plane of the laminated body, and the electrode terminals are connected to a conductive wire such as a printed circuit board. An object of the present invention is to provide a multilayer inductor that can be electrically connected directly to a pattern.
゛以下、本発明の一実施例につき鰯付図向を参照して詳
細に説明する。``Hereinafter, one embodiment of the present invention will be described in detail with reference to the sardine direction.
第１図（転）ないしくＩ）は本発明による積層インダク
タの一製造工程を例示するもので、まず同ｗｉ（２）に
示すように、両端部近傍に略同じ形状および寸法の開口
（窓）１および２を設けた絶縁性磁性体層（または薄板
）Ｓを形成する。次に、同図側）に示すように、一方の
開口１に対し′ては略り形状に、また他方の開口２に対
しては略開口部分に（開口２より大きくてもよい）導電
パターン４および５を例えば印刷によって形成する。こ
れによって両開口１および２は導電パターン４および５
の導電体で満たされることになる。次に、同図初に示す
ように、開口１と同じ位置に略同じ寸法、形状の開口６
を有する絶縁性磁性体層１を磁性体層１の略左側半分を
覆うように形成する。これによって導電パターン４の端
部は露出されたま−になる。Figures 1 (Rot. ) An insulating magnetic layer (or thin plate) S provided with 1 and 2 is formed. Next, as shown in FIG. 4 and 5 are formed, for example, by printing. As a result, both openings 1 and 2 are connected to conductive patterns 4 and 5.
will be filled with conductors. Next, as shown at the beginning of the figure, an opening 6 having approximately the same size and shape as opening 1 is placed at the same position.
An insulating magnetic layer 1 is formed to cover approximately the left half of the magnetic layer 1. This leaves the ends of the conductive pattern 4 exposed.
次に、同図の）に示すように、導電パターン４の端部か
ら略り形状に磁性体層７上にまで延在する導電パターン
８および開口 ６に導電パターン９を印刷により形成す
る。これによって導電パターン４と８は電気的に接続さ
れ、略１ターンの春−が形成され、また、導電パターン
４と！も電気的に接続される０次に、同図（２）に示す
ように、開口２と同じ位置に略同じ寸法、形状の開口１
ｏを有する絶縁性磁性体層１１を磁性体層墨の略右側亭
分を覆うように形成する。これによって導電パターン８
の端部が露出されたま−になる０次に、同図（ト）に示
すように、導電パターン６の端部から略り形状に磁性体
層１１上にまで延在する導電パターン１２および開口１
０に導電パターン１５を印刷により形成する。これによ
って導電パターン８と１２は電気的に接続されて約ｔ５
ターンの巻締が形成され、また、導電パターン５と１１
も電気的に接続される０次に、同図り）に示すように、
開口６と同じ位置に略同じ寸法、形状の開口１４を有す
る磁性体層７と略同じ形状の絶縁性磁性体層１５を磁性
体層７を覆うように形成する。これによって導電パター
ン１２の端部が露出されたま−になる０次に、同図（転
）に示すように、導電パターン１２の端部から導電パタ
ーン１５上を経てａ性体１５上にまで延在する変形ゴ字
状の導電パターン１６および開ｇ１４に導電パターン１
７を印刷により形成する。これによって導電パターン１
２と１６が電気的に接続されて略２ターンの積層巻線が
形成され、また、導電パターン１６と１５および導電パ
ターン１７と９が電気的に接続される。Next, as shown in ) in the same figure, a conductive pattern 8 extending from the end of the conductive pattern 4 in a substantially rectangular shape onto the magnetic layer 7 and a conductive pattern 9 in the opening 6 are formed by printing. As a result, the conductive patterns 4 and 8 are electrically connected, and a spring of approximately one turn is formed, and the conductive patterns 4 and 8 are electrically connected. Next, as shown in Figure (2), an opening 1 with approximately the same dimensions and shape is located at the same position as the opening 2.
An insulating magnetic layer 11 having an insulating magnetic layer 11 is formed to cover approximately the right side of the magnetic layer black. As a result, the conductive pattern 8
Next, as shown in FIG. 1
A conductive pattern 15 is formed on the substrate 0 by printing. As a result, conductive patterns 8 and 12 are electrically connected to each other at approximately t5.
The winding of the turns is formed, and the conductive patterns 5 and 11
The 0th order is also electrically connected, as shown in the same figure).
An insulating magnetic layer 15 having substantially the same shape as the magnetic layer 7 and having an opening 14 at the same position as the opening 6 and having substantially the same size and shape is formed to cover the magnetic layer 7 . As a result, the end of the conductive pattern 12 remains exposed.Next, as shown in the same figure (transfer), it extends from the end of the conductive pattern 12 over the conductive pattern 15 and onto the a-conductive body 15. The conductive pattern 1 is placed in the deformed cross-shaped conductive pattern 16 and the opening g14.
7 is formed by printing. As a result, conductive pattern 1
2 and 16 are electrically connected to form a laminated winding of approximately two turns, and conductive patterns 16 and 15 and conductive patterns 17 and 9 are electrically connected.
次に、同図（！）に示すように、全面に絶縁性磁性体体
を焼成炉に入れて磁性体の所要の温度および時間で処理
すると、！＠２ＷＪに示すように、約２＃−ンの積層巻
線の巻始め側と巻終り偏に対する電極端子、すなわち導
電パターン４シよび５がそれぞれ積層体の一平面上に引
出された本発明による積層インダクタ１９が得られる。Next, as shown in the same figure (!), an insulating magnetic material is placed over the entire surface in a firing furnace and treated at the required temperature and time for the magnetic material. As shown in @2WJ, according to the present invention, electrode terminals for the winding start side and the winding end side of the laminated winding of about 2#, that is, conductive patterns 4 and 5 are respectively drawn out on one plane of the laminated winding. A laminated inductor 19 is obtained.
このように構成すると１例えばプリント回路板の導電パ
ターンの所定部分に半田を印刷し、この半田の印刷され
た部分に積層インダクタ１９の電極端子を対接させ、全
体を加熱して半田を溶融し、積層インダクタ１？の電極
端子とプリント回路板の導電パターンとを電気的に接続
する、いわゆるす７田−半田付けを行なうことができる
。積層インダクタ１９の電極端子は第１ＷＪ員に示す開
口１および２から積層体の平面に露出した状態にあるか
ら、かなりの面積があり、かつ導電パターン５．１３．
１６ならびに４．９．１７はそれぞれ焼成によって一体
化されているので電極端子が剥離する恐れがない、従っ
て、電極端子とプリント回路板の導電パターンとの確実
な電気接続が保証され、信頼性が向上する。また、外部
電極端子を被着する必要がないから製造工程が簡略化で
きる噂の利点がある。With this configuration, 1, for example, solder is printed on a predetermined part of a conductive pattern on a printed circuit board, the electrode terminal of the laminated inductor 19 is brought into contact with the printed part of the solder, and the whole is heated to melt the solder. , laminated inductor 1? It is possible to electrically connect the electrode terminals and the conductive patterns of the printed circuit board using so-called soldering. Since the electrode terminals of the laminated inductor 19 are exposed on the plane of the laminated body through the openings 1 and 2 shown in the first WJ member, they have a considerable area and are covered with conductive patterns 5.13.
16 and 4.9.17 are integrated by firing, so there is no risk of the electrode terminals peeling off. Therefore, a reliable electrical connection between the electrode terminals and the conductive pattern on the printed circuit board is guaranteed, and reliability is ensured. improves. Additionally, there is a rumored advantage that the manufacturing process can be simplified since there is no need to attach external electrode terminals.
なお、第１図囚および卸において、導電パターン４およ
び１６に下側延在部分４ａおよび１６畠がそれぞれ形成
されているが、これは本実施例では積層巻線を約２ター
ンにする都合上、このように形成しただけであり、他の
パターン形状により２ターンにしてもよい、勿論、ター
ン数は任意に選択されるものである。また、本実施例で
は、磁性体層７．１５にも開口６．１４を形成し、導電
パターン９．１７を形成したが、これら磁性体層の開口
６．１４および導電パターン９．１７は必ずしも必要と
しない。また、導電パターン４．１６はその一部分が巾
広に形成されているが、この形状に限定されるものでは
ない。また、磁性体層が絶縁性でない場合には、絶縁層
を介在させる必要がある。また、磁性体層を印刷によっ
て形成したが、予め成形された磁性、体薄鈑を重合して
もよい。Note that in FIGS. 1 and 1, lower extending portions 4a and 16 are formed in the conductive patterns 4 and 16, respectively, but this is because in this embodiment, the laminated winding is made into approximately 2 turns. , it is only formed in this way, and two turns may be formed depending on other pattern shapes.Of course, the number of turns can be arbitrarily selected. Further, in this embodiment, the opening 6.14 is also formed in the magnetic layer 7.15 and the conductive pattern 9.17 is formed, but the opening 6.14 and the conductive pattern 9.17 in the magnetic layer 7.15 are not necessarily do not need. Furthermore, although a portion of the conductive pattern 4.16 is formed wide, it is not limited to this shape. Furthermore, if the magnetic layer is not insulating, an insulating layer needs to be interposed. Further, although the magnetic layer was formed by printing, a pre-formed magnetic thin sheet may be polymerized.
さらに、１個の積層インダクタの製造方法を例示したが
、大面積の磁性体層（薄析）に多数個の積層インダクタ
を同時に形成し、焼成前または焼成後に個々の積層イン
ダクタに分割してもよい、この場合には作業能率が良く
、かつ品質（特性）を均一化できる。なお、第２図に示
す積層インダクタ１ｔの電極端子部分から積層体の両端
部に外部電極端子を被着すれば、通常の７ｔｙ−半田付
けを使用してプリント回路板の導電パターンに電気的に
接続することができる。上記したように積層インダクタ
１９の電極端子はかなりの面積を有するから、外部電極
端子を被着した場合に、良好に接続され、従来の欠点は
生じない。Furthermore, although the manufacturing method of one laminated inductor has been illustrated, it is also possible to simultaneously form a large number of laminated inductors on a large-area magnetic layer (thin deposition) and divide it into individual laminated inductors before or after firing. Good. In this case, work efficiency is good and quality (characteristics) can be made uniform. Note that if external electrode terminals are attached to both ends of the laminated body from the electrode terminal portion of the laminated inductor 1t shown in FIG. Can be connected. As described above, since the electrode terminals of the laminated inductor 19 have a considerable area, when external electrode terminals are attached, a good connection is achieved and the conventional drawbacks do not occur.
上述のように、本発明によれば、積層体の一平面にかな
りの面積の電極端子が露出された。いわゆるり７マー早
田付は可能な積層インダクタが提供されるから、各種の
電子回路、電子機器に使用してその作用効果は大なるも
のがある。As described above, according to the present invention, a considerable area of the electrode terminal is exposed on one plane of the laminate. Since the so-called 7-mer Hayata type multilayer inductor is provided, it can be used in various electronic circuits and electronic devices with great effects.
第１図■ないしくＩ）は本発明による積層インダクタの
一実施例の製造工程を示す平面図１ｇ２図は本発明によ
る積層インダクタの一実施例を示す斜視図である。
３、ア、１１．１５．１８：絶縁性磁性体層１．２．６
．１０．１４：Ｎ口
４．５．８、！、１２、ＩＩ、１４．１７ｔｉｌｌ電パ
ターン１９；積層インダクタ
第１図FIGS. 1-1) are plan views showing the manufacturing process of an embodiment of the laminated inductor according to the present invention. FIG. 1g2 is a perspective view showing an embodiment of the laminated inductor according to the present invention. 3. A. 11.15.18: Insulating magnetic layer 1.2.6
．． 10.14: N mouth 4.5.8,! , 12, II, 14.17till electrical pattern 19; multilayer inductor Fig. 1
Claims (1)
ンによって積層巻線を形成した積層インダクタにかいて
、前記積層される磁性体層の外側層の一方に開口を形成
し、該開口より前記積層巻線の巻始め慟と巻終り側に対
する電極端子を露出させたことを特徴とする積層インダ
クタ。In a laminated inductor in which a magnetic material layer and a printed conductive pattern are laminated to form a laminated winding by the conductive pattern, an opening is formed in one of the outer layers of the laminated magnetic material layer, and the A laminated inductor characterized in that electrode terminals for the winding start and end sides of the laminated winding are exposed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18099981A JPS5884412A (en) | 1981-11-13 | 1981-11-13 | Laminated inductor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18099981A JPS5884412A (en) | 1981-11-13 | 1981-11-13 | Laminated inductor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5884412A true JPS5884412A (en) | 1983-05-20 |
| JPS6229886B2 JPS6229886B2 (en) | 1987-06-29 |
Family
ID=16092958
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18099981A Granted JPS5884412A (en) | 1981-11-13 | 1981-11-13 | Laminated inductor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5884412A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6392840B1 (en) * | 1997-12-08 | 2002-05-21 | International Business Machines Corporation | Planarized side by side design of an inductive writer and single metallic magnetoresistive reader |
| CN107871586A (en) * | 2016-09-26 | 2018-04-03 | 株式会社村田制作所 | The manufacture method of laminated electronic component |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6097921B2 (en) * | 2012-07-13 | 2017-03-22 | パナソニックＩｐマネジメント株式会社 | Multilayer inductor |
| JP6090444B2 (en) * | 2013-07-01 | 2017-03-08 | 株式会社村田製作所 | Manufacturing method of multilayer inductor element |
| JP6597542B2 (en) | 2016-09-26 | 2019-10-30 | 株式会社村田製作所 | Multilayer electronic components |
| JP6589793B2 (en) | 2016-09-26 | 2019-10-16 | 株式会社村田製作所 | Multilayer electronic components |
-
1981
- 1981-11-13 JP JP18099981A patent/JPS5884412A/en active Granted
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6392840B1 (en) * | 1997-12-08 | 2002-05-21 | International Business Machines Corporation | Planarized side by side design of an inductive writer and single metallic magnetoresistive reader |
| CN107871586A (en) * | 2016-09-26 | 2018-04-03 | 株式会社村田制作所 | The manufacture method of laminated electronic component |
| KR20180034250A (en) * | 2016-09-26 | 2018-04-04 | 가부시키가이샤 무라타 세이사쿠쇼 | Method of manufacturing laminated electronic component |
| CN107871586B (en) * | 2016-09-26 | 2020-02-14 | 株式会社村田制作所 | Method for manufacturing laminated electronic component |
| US10707016B2 (en) | 2016-09-26 | 2020-07-07 | Murata Manufacturing Co., Ltd. | Method of manufacturing laminated electronic component |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6229886B2 (en) | 1987-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6630881B1 (en) | Method for producing multi-layered chip inductor | |
| US6115262A (en) | Enhanced mounting pads for printed circuit boards | |
| US4626816A (en) | Multilayer series-connected coil assembly on a wafer and method of manufacture | |
| US4845313A (en) | Metallic core wiring substrate | |
| US4164071A (en) | Method of forming a circuit board with integral terminals | |
| JPH079953B2 (en) | Method for manufacturing semiconductor device | |
| JPS583397B2 (en) | Conservancy service | |
| JPS5884412A (en) | Laminated inductor | |
| JPH0363205B2 (en) | ||
| JPH0210598B2 (en) | ||
| JPH03156905A (en) | Electronic component using stacked capacitor | |
| JP3301564B2 (en) | Multilayer chip inductor | |
| JPH0661609A (en) | Circuit board | |
| JPS58159361A (en) | Multi-layer hybrid integrated circuit device | |
| JPH07176430A (en) | Laminated inductor and its manufacture | |
| JPS5636147A (en) | Semiconductor device and its manufacture | |
| JPH0231836Y2 (en) | ||
| JP2571389B2 (en) | Stacked hybrid integrated circuit components | |
| JP2743524B2 (en) | Hybrid integrated circuit device | |
| JPH01102990A (en) | Small electronic parts mounting circuit | |
| JPS58100482A (en) | Method of producing hybrid integrated circuit | |
| JPH03252193A (en) | Wiring board | |
| JPS6079750A (en) | Chip carrier | |
| US20210134505A1 (en) | Thin-film inductor and method for manufacturing the same | |
| JPH03286516A (en) | Lc composite module, module assembly, and manufacture of lc composite module |