JPS5813097A - Fixed circuit containing system - Google Patents

Fixed circuit containing system

Info

Publication number
JPS5813097A
JPS5813097A JP11187081A JP11187081A JPS5813097A JP S5813097 A JPS5813097 A JP S5813097A JP 11187081 A JP11187081 A JP 11187081A JP 11187081 A JP11187081 A JP 11187081A JP S5813097 A JPS5813097 A JP S5813097A
Authority
JP
Japan
Prior art keywords
control signal
channel
communication path
channels
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11187081A
Other languages
Japanese (ja)
Other versions
JPS6336719B2 (en
Inventor
Hitoshi Shirai
仁 白井
Shuichi Ashihara
芦原 秀一
Yoshiaki Sutani
須谷 良昭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP11187081A priority Critical patent/JPS5813097A/en
Publication of JPS5813097A publication Critical patent/JPS5813097A/en
Publication of JPS6336719B2 publication Critical patent/JPS6336719B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

PURPOSE:To economically service for a fixed circuit by transmitting the control signal of a prescribed channel among the voice separating type control signal channels of a multiplied channel as the voice signal of an assigned channel. CONSTITUTION:Terminal station utits DTU0-DTU3 which contain multiplied circuits of 24 channels (CH) and a control signal unit SGU which has the same number of CHs as the terminal station units have, are connected to a multiplied channel HW having a voice signal time slot (TS) of 120 CHs and a control signal TS of 8 CHs through a multiplying device MPX. The control signal of channels which receive fixed service among the channels contained in the DTU0-DTU3 is extracted to the SGU from the HW and again sent to the HW after it is put into the voice signal TS assigned to the SGU. A central control equipment CC fixedly connects the TS of the above mentioned channels which receive fixed service and the TS, into which a control signal which corresponds to the former TS is inputtd, to a subscriber's circuit for fixed circuit FLC through a time division channel TD-NW.

Description

【発明の詳細な説明】 本りしく・4は(2,H定回線収容方式、特に各々音声
信号と制唾イ5号とを伝送する複数の通話路を収容する
複数のディジタル端局ユニットと多重化装置とから成ハ
音声分離形式制御信号路を具備するディジタル多重化通
話路を構成するディジタル端局装置における固定回線収
容方式に関すO 第19紘この種従来あるディジタル端局装置と時分割交
換機との接続例を示す図である。第1図において、ディ
ジタル端局装置DTは、5組のディジタル端局ユニット
DTUO乃至DTU4と。
DETAILED DESCRIPTION OF THE INVENTION The present invention is based on a (2. O Concerning Fixed Line Accommodation System in Digital Terminal Equipment That Constitutes a Digital Multiplexed Communication Path Constructing a Digital Multiplexing Communication Path Having a Multiplexing Device and a Voice Separated Control Signal Path No. 19 2 is a diagram showing an example of connection with an exchange. In FIG. 1, the digital terminal equipment DT has five sets of digital terminal units DTUO to DTU4.

多重化装置MPXとから構成されている0各ディジタル
端局ユニツ)DTUO乃至DTU4は、・各々音声信号
Vと7ツキング信号等の制御信号St−伝送する通話路
CHt24通話路含む通話路釘。
Each of the digital terminal units (DTUO to DTU4) is composed of a multiplexer MPX and a communication path CHt24 for transmitting a voice signal V and a control signal such as a switching signal St.

CHGO乃至CHG4をそれぞれ収容する0各通話路群
CHGO乃至CHG4は、第2図に例示される如きフレ
ーム#il成を有する時分割通話路群とする。第2図に
おいて、公知の如く周期125マイクロ秒で繰返される
各フレームF(CHG)r、i、      ’1ビッ
トの同期°ビットFbと、それぞれ8ビツトよ構成る2
4個のタイムスロットTSから構成される。各タイムス
ロットTSはそれぞれ24通話路CHに割当てられ9通
常8ピットが総べて音声信号Vの伝送に用いられる。な
お6フレーム毎に各タイムスロットT8のビットb7は
′対応通話路 ゛CHの制御信号Sの伝送に流用される
。なお制御信号Sは最大2ビツトを必要とするので、制
御信号Sは12フレーム(1,5ミリ秒)を周期として
伝送される。以上の如き通話路群CHGO乃至CHG4
はディジタル端局ユニッ) DTUO乃至DTU4 t
−経由して多重化装[MPXに導びかれて、120通話
路CHを含むディジタル多重化通話路HWt−構成する
。該ディジタル多重化通話路HWは第一一図に例示され
る如きフレーム構成を有する。」3図において、125
マイクロ秒で繰返される各フレームF(HW)はそれぞ
れ8ビツトから成る128個のタイムスロットTSから
構成される。
Each of the communication path groups CHGO to CHG4, which respectively accommodate CHGO to CHG4, is a time-division communication path group having a frame #il configuration as illustrated in FIG. In FIG. 2, each frame F (CHG) r, i, ' which is repeated at a period of 125 microseconds as is well known, has a synchronization bit Fb of 1 bit and 2 bits each consisting of 8 bits.
It consists of four time slots TS. Each time slot TS is assigned to 24 channels CH, and all 9 ordinarily 8 pits are used for transmitting the audio signal V. Incidentally, bit b7 of each time slot T8 is used for transmitting the control signal S of the corresponding channel CH every six frames. Note that since the control signal S requires a maximum of 2 bits, the control signal S is transmitted every 12 frames (1.5 milliseconds). Communication path groups CHGO to CHG4 as described above
is a digital terminal unit) DTUO to DTU4 t
- constitutes a digital multiplex channel HWt, which is led via the multiplexer [MPX and includes 120 channels CH]. The digital multiplex communication path HW has a frame structure as illustrated in FIG. "In Figure 3, 125
Each frame F(HW), which repeats in microseconds, consists of 128 time slots TS, each consisting of 8 bits.

そのうちタイムスロットTS4乃至T863およびタイ
ムスロッrTS68乃至127は各々120通話路CH
に割当てられ、8ビツトが総べて音声信号Vの伝送に用
いられる(以後前記各タイムスロットTSを音声信号路
vca′j称すJo またタイムスロットTS64およ
び65は、120通話路cM分の?1III御信号Sμ
l6フレーム(2ミリ秒)1に周期として、それぞれ2
ビツト宛によシ伝送される(以後タイムスロットTS6
4および65を制御信号路SHWと称す)0以上の如き
ディジタル多重化通話路HWは時分割交換機の時分割ネ
ットワークTD−NWに接続され、中央制御装置CCの
制御によシ各通話路CM毎に所要の加入者SUB等に接
続される。なお中央制御装置ccは前記接続制御のため
に、ディジタル多重化通話路HWから分岐挿入回路DI
によシ前記制御信号路SHWを抽出し。
Among them, time slots TS4 to T863 and time slots rTS68 to 127 each have 120 channels CH.
, and all 8 bits are used for transmitting the voice signal V (hereinafter, each time slot TS will be referred to as a voice signal path vca'j). Also, time slots TS64 and TS65 are allocated to ?1III for 120 communication paths cM. Control signal Sμ
l6 frames (2 ms) 1 as a period, 2 each
(hereafter time slot TS6)
4 and 65 are referred to as control signal paths SHW) 0 or more digital multiplexed communication paths HW are connected to the time division network TD-NW of the time division exchange, and are controlled by the central controller CC for each communication path CM. It is connected to the required subscriber SUB etc. Note that the central control unit cc connects the digital multiplex communication path HW to the drop/add circuit DI for the connection control.
Then extract the control signal path SHW.

制御信号Sを授受する。また加入者SUBの劃−に当っ
ても、公知の如く対応する加入者回路LCとの間に制御
信号Sの授受を行う。
A control signal S is sent and received. Also, when the subscriber SUB is switched on, the control signal S is sent and received between the subscriber circuit LC and the corresponding subscriber circuit LC, as is well known.

以上の説明から明らかな如く、従来あるディジタル端局
数置DTは第3図に示される如きフレーム構成の、ディ
ジタル多重化通話路MWにより時分割交換機に接続され
、制御信号w!SHWにより伝達される制御信号Sは、
必ず中央制御装置CC′fr介して加入者回路LCに伝
達される。従って、特定の通話路CH’を特定の加入者
SUB等に固定的に接続し、中央制御装置CCの管理外
に置く、所鞘固定回線サービスの適用が不可能となる。
As is clear from the above explanation, a conventional digital terminal station number DT is connected to a time division exchange by a digital multiplex communication path MW having a frame structure as shown in FIG. 3, and a control signal w! The control signal S transmitted by the SHW is
It is necessarily transmitted to the subscriber circuit LC via the central control unit CC'fr. Therefore, it becomes impossible to apply a fixed-line service in which a specific communication channel CH' is fixedly connected to a specific subscriber SUB or the like and placed outside the control of the central controller CC.

その対策として、従来全通話路CMに対して各通話路C
Hあたシ2伯・19音声信号路VCHを割当て9時分割
、ネットワークTD−NW内も2個の音声信号路によシ
所望の加入者回路LCに接続し、一方の音声信号路VC
Hにより音声信号Vを伝送し、他方ノ1−声信号路VC
HKlfli、Jl′II信号Sもra接加入者回路L
Cとの間に伝送する勢の方策も採られているが、か\る
方策によれに、ディジタル多重化通n、り路HWの通話
路CH収容能力は半減し、ディジタル端局装置D’Tの
経済性を担なうこと\なる0 本?ご明の目的は、前述の如き従来あるディジタル端局
装置の欠点?:除去し、前記皆1定回線を経済性をおj
なうこと無く収容可能な手段を実現することに在る。
As a countermeasure, each channel C is
19 voice signal paths VCH are allocated and divided into 9 times, and the network TD-NW is also connected to the desired subscriber circuit LC through two voice signal paths, and one voice signal path VC is connected to the desired subscriber circuit LC.
H transmits the voice signal V, and the other voice signal path VC
HKlfli, Jl'II signal S also ra subscriber circuit L
Measures have also been taken to transmit data between the digital terminal equipment D' and the digital terminal equipment D'. Responsible for the economic efficiency of T\Naru0 book? What do you mean by the above-mentioned drawbacks of conventional digital terminal equipment? :Remove the above-mentioned one fixed line for economic efficiency.
The goal is to realize a means that can accommodate the problem without any problems.

′この目的は、各々音声信づとa′1:御信号とを伝送
する複数の通話路を収容する複数のディジタル端局ユニ
ットと多重化装置とから成り、音声分離形式制御信号路
を具備するディジタル多重化通話路を構成するディジタ
ル端局装置において、前記ディジタル多重化通話路の音
声分離形式制御信号路に含まれる所定通話路の制御信号
t、特定の前記ディジタル端局上ニットに割当られる指
定された通話路の音声信号として伝送することにより達
成される。
'This purpose consists of a plurality of digital terminal units and a multiplexing device each accommodating a plurality of communication paths for transmitting voice signals and control signals, and is equipped with a voice-separated control signal path. In a digital terminal device configuring a digital multiplexed communication path, a control signal t of a predetermined communication path included in the audio separation format control signal path of the digital multiplexed communication path, a designation assigned to a unit on a particular digital terminal station. This is achieved by transmitting the audio signal as a voice signal on the communication path.

以下9本発明の一実施例を第4図および第5り!によシ
説明する。第4図は本発明の一実施例による固定回線収
容方式を示す図であシ、第5図は第4図におけるディジ
タル端局装置の構成例を示す図である。なお、全図を通
じて同一符号は同一対象を示す。第4図において、ディ
ジタル端局装儂゛DT’に祉24通話j2)CHから成
る通話路群CHGO乃至CHG3′に一収容するディジ
タル端局ユニットDTUO乃罵DTU3が4組設けられ
、第1図におけるディジタル端局ユニットDTU4に代
り制御信号ユニツ)SGUが多重化装f1MPXK接続
されている。該制御信号ユニy トS G U n+ 
(l’7゜のディジタル端局エニツ)DTUO乃至DT
U 3の如く通話路群CHGは収容しないが、多重化装
置MPXに対しては、該ディジタル端局ユニットDTU
O乃至DTU3と同一の接続条件で、24通話路CH分
(以後制御信号用通話路群5C)IGと称す)の音声信
号Vおよび制御信号Sの授受を可能とする。従って、多
重化装置MPXは該制御信号用通話路群5CHGをも含
め第3図に示される如き120通話路容量のディジタル
多重化通話路HWを組立てる。なおディジタル多重化通
話路HWの制御信号路SHWは、第5図によシ詳細に示
される如く制御信号ユニツ)SGUに接続される。
The following nine embodiments of the present invention are shown in Figures 4 and 5! I will explain it to you. FIG. 4 is a diagram showing a fixed line accommodation system according to an embodiment of the present invention, and FIG. 5 is a diagram showing an example of the configuration of the digital terminal equipment in FIG. 4. Note that the same reference numerals indicate the same objects throughout the figures. In FIG. 4, the digital terminal equipment DT' is provided with four sets of digital terminal units DTUO to DTU3, each of which is accommodated in a channel group CHGO to CHG3' consisting of 24 CHs. In place of the digital terminal unit DTU4, a control signal unit (SGU) is connected to the multiplexer f1MPXK. The control signal unit S G U n+
(l'7゜digital terminal station) DTUO to DT
Although it does not accommodate the channel group CHG like U3, it does not accommodate the communication path group CHG, but for the multiplexer MPX, the digital terminal unit DTU
Under the same connection conditions as O to DTU 3, it is possible to transmit and receive audio signals V and control signals S for 24 communication paths CH (hereinafter referred to as control signal communication path group 5C IG). Therefore, the multiplexer MPX assembles a digital multiplex channel HW having a capacity of 120 channels as shown in FIG. 3, including the control signal channel group 5CHG. The control signal path SHW of the digital multiplex communication path HW is connected to a control signal unit (SGU) as shown in detail in FIG.

第5図に卦いて、多重化装置MPXの組立てるディジタ
ル多重化通話路HWFi、送信多重化通話路HWSと受
信多重化通話路HWRとが夫々示され。
FIG. 5 shows a digital multiplexing channel HWFi, a transmitting multiplexing channel HWS, and a receiving multiplexing channel HWR assembled by the multiplexer MPX.

また多重化装置MPXと制御信号ユニツ)SGUとの間
に設けられる制御信号用通話路群5CHGは、それぞれ
伝送方向別に示される。送信多重化通話路mwsに含ま
れる制御信号路SHWは点Bから制御信号ユニツ)SG
U内のメモリ、RAM2にも導びかれ、書込指示信号W
2により、  i2o通話路CH分の制御信号Sの中か
ら任意の通話路CHに対応する制御信号Sを格納する仁
とが出来る。
Further, the control signal channel group 5CHG provided between the multiplexer MPX and the control signal unit (SGU) is shown for each transmission direction. The control signal path SHW included in the transmission multiplex communication path mws is connected from point B to the control signal unit)SG.
It is also guided to the memory in U, RAM2, and the write instruction signal W
2, it is possible to store the control signal S corresponding to an arbitrary communication path CH from among the control signals S for the i2o communication path CH.

メモリRAM2は24W!r!(1飴8ビツト)ノ記憶
答量を持ち、計数回路CTRからの読出指示信号R2に
よシ、ディジタル端局ユニットDTUO乃至DTU3と
同一条件で、1通話路CH当91語の速度で格納内容を
多重化装置MPXに送出するOま九メ毎りRAM1 も
24語(11i8ビツト)の記憶容量を持ち、計数回路
CTRからの書込指示信号W1によシワディジタル端局
ユニットDTUO’乃至DTU3と同一条件で、多重化
装filfMPXから伝達される制御信号用通話路群5
CHGの信号t−1通話路C)I轟夛1語の速度で格納
する。該格納内容は続出指示信号R1によシ任意の時点
に抽出され、挿入回路I′t−介して受信多重化通話路
HWRに含まれる音声分離形式制御信号路SHWの伝送
する120通話路CI分の制御信号Sの中の任意の通話
路C)Iに対応する制御信号Sとして挿入することが出
来るO前記書込指示信号W2および続出指示信号R2の
4牢時点は9時分割交換機の中央制御!@ccから受信
多重化通話路HWR内         10制a信号
路SHWおよび多重化装置MPXt−経由して制御信号
ユニットSGUに伝達され、制御回路CTLによりメモ
リRAM0に格納される固定回線割当データによシ定め
られる。今通話路群CI(GO乃至CHG3に含まれる
96通話路CHが何れも固定回線として使用される場合
KFi、何等のト1定回線割当データも色違されぬので
、送信多重化通話路HWS内の制御信号路SHWに含ま
れる何れの通話路対応の制御信号Sもメモ9RM(2に
格納されず、また受信多重化通話路HWR内の制御信号
路SHWにはメモIJRAMIから抽出される制御信号
Sが挿入されることは無い。次に通話路群CHGO乃至
CHG3に含まれる96通話路CHの任意の通話路Cu
t−固定回線FCHとして使用する場合には、使用開始
時に9時分割交換機の中央制御装置CCから前述の経路
を介して制御信号ユニッ)SGUの制御回路CTLに、
固定回線割当データが伝達される。該固定回線割当デー
タは、固定回線用通話路FCHと、制御信号用通話路群
5CHG内の任意の空き通話路(以後1楚)I信号用通
話路SCHと称す)とを指定する0該固定回線割当デー
タはメモ!J RAM0に格納され、メモIJRAM2
に対する書込指示信号W2およびメモリRAMI K対
する続出指示信号R1を。
Memory RAM2 is 24W! r! (8 bits per candy), and according to the read instruction signal R2 from the counting circuit CTR, the stored contents are stored at a rate of 91 words per channel CH under the same conditions as the digital terminal units DTUO to DTU3. The RAM 1 for each output signal which is sent to the multiplexer MPX also has a storage capacity of 24 words (11i8 bits), and is sent to the digital terminal units DTUO' to DTU3 by the write instruction signal W1 from the counting circuit CTR. Control signal channel group 5 transmitted from multiplexer filfMPX under the same conditions.
CHG signal t-1 communication path C) I is stored at the rate of one word. The stored contents are extracted at any time according to the successive instruction signal R1, and are added to the 120 speech channels CI transmitted by the voice separation type control signal path SHW included in the reception multiplexed speech path HWR via the insertion circuit I't-. Any call channel C) can be inserted as a control signal S corresponding to I in the control signal S of the write instruction signal W2 and the subsequent instruction signal R2. ! It is transmitted from @cc to the control signal unit SGU via the 10A signal path SHW in the reception multiplex communication path HWR and the multiplexer MPXt-, and is programmed by the fixed line assignment data stored in the memory RAM0 by the control circuit CTL. determined. Now, if all 96 channels CH included in the channel group CI (GO to CHG3) are used as fixed lines, KFi and any T1 fixed channel allocation data will not be different colors, so the transmitting multiplex channel HWS The control signal S corresponding to any communication path included in the control signal path SHW of is not stored in the memo 9RM (2), and the control signal S extracted from the memo IJRAMI is stored in the control signal path SHW in the reception multiplex communication path HWR. S is never inserted.Next, any channel Cu of the 96 channels CH included in channel groups CHGO to CHG3
When used as a t-fixed line FCH, at the start of use, from the central control unit CC of the time division switch to the control circuit CTL of the control signal unit SGU via the above-mentioned route,
Fixed line assignment data is communicated. The fixed line allocation data specifies the fixed line communication path FCH and any vacant communication path (hereinafter referred to as I signal communication path SCH) within the control signal communication path group 5CHG. Note the line allocation data! Stored in JRAM0, memo IJRAM2
A write instruction signal W2 for the memory RAMIK and a continuation instruction signal R1 for the memory RAMIK.

送信多重化通話路HWSおよび受信多重化通話路HWR
内の制御信号路SHWによ)伝送される固定回線用通話
路FCH対応の制御信号St−前記制御信号用通話路S
CHに伝達する如く発生させる。
Sending multiplexed channel HWS and receiving multiplexed channel HWR
control signal St corresponding to the fixed line communication path FCH transmitted by the control signal path SHW in the control signal path S - the control signal communication path S
It is generated so as to be transmitted to CH.

その結果、固定回線用通話路FCHの音声信号Vは公知
の如く送信多重化通話路)IWSおよび受信多重化通話
路HWR内の固有の音声信号路VCHによシ、また固定
回線用通話路FCHの制御信号Sは前記制御信号用通話
路SCHに固有の音声信号路VCHにより、それぞれ時
分割交換機に伝送される。一方時分割交換機においては
、中央制御装置ccがディジタル端局装fIILDT’
に固定画^イ割当データを送達した時点に、ディジタル
多重化通話路HW内の固定回線用通話路F CI(あ・
よび制御信号用通話路SCHに各々固有の音声信号路V
CHt、時分割ネットワークTD−NWを介して固定回
線サービスの対象となる加入者回路FLCの具備する2
つの音声信号路端子に固定接続し。
As a result, the voice signal V of the fixed line channel FCH is transferred to the specific voice signal path VCH in the sending multiplex channel (IWS) and the receiving multiplex channel HWR, as well as to the fixed line channel FCH, as is known. The control signals S are transmitted to the respective time division exchanges by voice signal paths VCH specific to the control signal communication path SCH. On the other hand, in a time division switch, the central controller cc is connected to the digital terminal equipment fIILDT'
At the time of sending the fixed picture allocation data to the fixed line communication channel FCI (A
and a voice signal path V unique to each communication path SCH for control signals.
CHt, equipped with a subscriber circuit FLC that provides fixed line service via the time division network TD-NW.
Fixed connection to two audio signal path terminals.

以後該固定接続は管理対象から除く0その結果固定回線
用通話路FC)Iの制御信号Sは、制御信号用通話路S
CHに固有の音声信号路VCHおよびこれに固定接続さ
れる時分割ネットワークTD−NW内の音声信号路を介
して直接固定回線用加入者回路FLCに伝送される。更
に実施中の固定回線サービスを解除する場合には、中央
制御装fNCCが固定回線解除データを固定回線割当デ
ータと同一経路で制御信号ユニットSGU内の制御回路
CTLに伝達し、また時分割ネットワークTD−NW内
に設定されている前記同定接続を解放する。
Thereafter, the fixed connection will be excluded from the management target.As a result, the control signal S of the fixed line communication path FC)I will be changed to the control signal communication path S.
It is directly transmitted to the fixed line subscriber circuit FLC via the voice signal path VCH specific to the CH and the voice signal path in the time division network TD-NW fixedly connected thereto. Furthermore, when canceling the fixed line service in progress, the central control unit fNCC transmits the fixed line cancellation data to the control circuit CTL in the control signal unit SGU through the same route as the fixed line allocation data, and also transmits the fixed line cancellation data to the control circuit CTL in the control signal unit SGU. - Release the identified connection set in the NW.

制御回路CTLは受領した固定回線解除データに基づき
、メモリRAM0内に格納されている固定回線割当デー
タを削除し、前記書込指示信号W2および読出指示信号
R1の送出を中止する。その結果、制御信号路SHWか
ら抽出される固定回線用通話路FCH対応のm御信号S
の前記制御信号用通話路SCHによる伝送は中止され、
固定回線−用通話FCHは一般の通話路C1(状態に戻
シ、ま用可能となる。
Based on the received fixed line release data, the control circuit CTL deletes the fixed line assignment data stored in the memory RAM0 and stops sending out the write instruction signal W2 and read instruction signal R1. As a result, the m control signal S corresponding to the fixed line communication path FCH extracted from the control signal path SHW
transmission through the control signal channel SCH is stopped;
The fixed line call FCH is returned to the general call path C1 (state) and becomes available for use.

以上の説明から明らかな如く9本実施例によれば、ディ
ジタル端局装置DT’の収容し得る120通話路CHの
内24通話路CHt−制御信号用通話−路8CH用に転
用するのみで、96通話路CH中の任意の通話路CMが
、24通話路迄は固定回線用通話路FCHとして使用可
能となる。
As is clear from the above description, according to the present embodiment, 24 out of 120 channels CH that can be accommodated by the digital terminal device DT' are only diverted to 8 channels CHt - control signal channel CH. Any communication path CM among the 96 communication paths CH can be used as a fixed line communication path FCH up to 24 communication paths.

なお、館4図および纂5図はあく迄本発明の一実施例に
過ぎず9例えばディジタル端局装置DT’ 。
It should be noted that Figures 4 and 5 are only one embodiment of the present invention, and may be used, for example, as a digital terminal device DT'.

ディジタル端局ユニツ)DTUおよび制御信号ユエッ)
SGUに収容される通話路数に限定されることは無く、
他に幾多の変形が考慮されるが、何れの場合にも本発明
の効果線変らない。また通話路群CHGおよびディジタ
ル多重化通話路HWのフレー・ム構成も第一回および第
3図に示されるものに限定されるこぶ社無く、他のフレ
ーム構成の場合にも本発明の効果は変らない。    
          1以上9本発明によれは、ディジ
タル端局装置の通話路収容能力を大幅に低下させること
無く固定回線サービスが導入することが出来る0
Digital terminal unit) DTU and control signal unit)
There is no limit to the number of communication paths accommodated in the SGU,
Many other variations may be considered, but in any case the effect line of the present invention remains the same. Furthermore, the frame configurations of the communication path group CHG and the digital multiplex communication path HW are not limited to those shown in the first example and FIG. It doesn't change.
1 to 9 According to the present invention, fixed line services can be introduced without significantly reducing the communication path capacity of digital terminal equipment.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来あるディジタル端局装置と時分割を子交換
機との接続例を示す図、第2図は通話路mのフレーム構
成を例示する図、第3図はディジタル多重化通話路のフ
レーム構成を例示する図。 第4図は本発明の一実施例による固定回線収容方式を示
す図、第5図は′第4図におけるディジタル端局装置の
構成例を示す図である。 囚において、DTおよびDT’はディジタル端局装覆、
DTUO乃至DTU4はディジタル端局ユニット、SG
Uは制御信号用通話路、MPXは多重化装置、TD−N
Wは時分割ネットワーク。 SUBは加入者、LCは加入者回路、FLCは固定回線
用加入者回路、DIは分岐挿入回路、CCば中央NIj
御装置、HWはディジタル多重化通話路。 CHGO乃至CHG4は通話路群、Iは挿入回路。 RAM0 、RAM1 、RAM2 #、tメモリ、c
rLは制御回路、C’l’Rは計数回路、WlおよびW
2は書込指示信号、R1およびR2Fi読出指示信号。 5CHG制御信号用通話路群、FFiフレーム、Fbは
同期ビット、TSはタイムスロット、CHは通話路、■
は音声信号、Sは制御信号、VCHFi音声信号路、s
awit制御信号路、を示す。 薯 1rjJ 第 22 第 3f:fJ 夢・ 4 図
Fig. 1 is a diagram illustrating an example of a connection between a conventional digital terminal equipment and a slave exchange for time division, Fig. 2 is a diagram illustrating a frame structure of a communication path m, and Fig. 3 is a diagram showing a frame of a digital multiplexed communication path. A diagram illustrating a configuration. FIG. 4 is a diagram showing a fixed line accommodation system according to an embodiment of the present invention, and FIG. 5 is a diagram showing an example of the configuration of the digital terminal equipment in FIG. 4. In prison, DT and DT' are digital terminal equipment,
DTUO to DTU4 are digital terminal units, SG
U is a communication path for control signals, MPX is a multiplexer, TD-N
W is a time division network. SUB is the subscriber, LC is the subscriber circuit, FLC is the fixed line subscriber circuit, DI is the add/drop circuit, and CC is the central NIj.
The control equipment and HW are digital multiplex communication paths. CHGO to CHG4 are communication path groups, and I is an insertion circuit. RAM0, RAM1, RAM2 #, t memory, c
rL is a control circuit, C'l'R is a counting circuit, Wl and W
2 is a write instruction signal, R1 and R2Fi are read instruction signals. 5CHG control signal communication path group, FFi frame, Fb is synchronization bit, TS is time slot, CH is communication path, ■
is the audio signal, S is the control signal, VCHFi audio signal path, s
awit control signal path.薯 1rjJ 22nd 3rd f:fJ Dream/4 Figure

Claims (1)

【特許請求の範囲】[Claims] 各々−IIP信号と制御信号とを伝送する複数の通g、
; 86 t−収容する複数のディジタル端局ユニット
と多重化装置とから成シ、音声分離形式制御信号路を具
備するディジタル多重化通話路を構成するディジタル端
局装置において、前記ディジタル多重化通話路の音声分
離形式制御信七路に含まれる所定辿お路の制御信号を9
%定の前記ディジタル端F−シュニットに割当られる指
定された通話路の音声イ、+”iとして伝送することを
特許とする固定回線収容方式。
a plurality of channels, each transmitting an IIP signal and a control signal;
; 86 t- A digital terminal equipment that constitutes a digital multiplexed communication path consisting of a plurality of accommodating digital terminal units and a multiplexer and equipped with an audio separation type control signal path, wherein the digital multiplexed communication path The control signal of the predetermined route included in the voice separation format control signal 7 route is
A patented fixed line accommodating system that transmits the audio of a specified communication path assigned to the digital end F-Schnitt as ``i''i.
JP11187081A 1981-07-17 1981-07-17 Fixed circuit containing system Granted JPS5813097A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11187081A JPS5813097A (en) 1981-07-17 1981-07-17 Fixed circuit containing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11187081A JPS5813097A (en) 1981-07-17 1981-07-17 Fixed circuit containing system

Publications (2)

Publication Number Publication Date
JPS5813097A true JPS5813097A (en) 1983-01-25
JPS6336719B2 JPS6336719B2 (en) 1988-07-21

Family

ID=14572221

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11187081A Granted JPS5813097A (en) 1981-07-17 1981-07-17 Fixed circuit containing system

Country Status (1)

Country Link
JP (1) JPS5813097A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0535213Y2 (en) * 1988-03-31 1993-09-07

Also Published As

Publication number Publication date
JPS6336719B2 (en) 1988-07-21

Similar Documents

Publication Publication Date Title
US4093827A (en) Symmetrical time division matrix and a network equipped with this kind of matrix
US4955019A (en) Multimedia information exchanging system and equipment therefor
KR890004534A (en) Base station for cordless digital telephone system
US5757806A (en) Data multiplexing system having at least one low-speed interface circuit connected to a bus
US5128929A (en) Time division switching system capable of broad band communications service
EP0163307B1 (en) Switching system having capability for telecommunication conference
US4771418A (en) Time-slot assigner multiplexer
US3740483A (en) Time division switching system with bilateral time slot interchangers
EP0096061B1 (en) Demultiplexer circuit
US4466095A (en) Speech path control system
KR930009630B1 (en) Time division switch circuit
AU667863B2 (en) A uniswitch comprising a plurality of units which are distributed locally and which are connected by means of physical links
CA2029821C (en) Network node interface of a digital communication system
US3898391A (en) Relayless switching circuit for application of ringing signals
JPS5813097A (en) Fixed circuit containing system
US5323383A (en) Control information transmission apparatus for use in time division multiplex communication systems
AU662612B2 (en) Bit oriented digital switch and general digital switch for PMC transmission systems
US4045617A (en) Telecommunication switching network having a multistage reversed trunking arrangement
US5559803A (en) Communication system using a bidirectional tree structure network
US4811332A (en) Apparatus and method for TDM data switching
US3697696A (en) Method for the signal exchange in telecommunication,particularly telephone exchanges employing time-division multiplexing
JPH0223065B2 (en)
US3914552A (en) PCM time-division multiplex switching procedure
US4119804A (en) Open loop system for transmitting digital information
US4406005A (en) Dual rail time control unit for a T-S-T-digital switching system