JPS57705A - Operating method of ladder circuit input part on column cycle system - Google Patents
Operating method of ladder circuit input part on column cycle systemInfo
- Publication number
- JPS57705A JPS57705A JP7398280A JP7398280A JPS57705A JP S57705 A JPS57705 A JP S57705A JP 7398280 A JP7398280 A JP 7398280A JP 7398280 A JP7398280 A JP 7398280A JP S57705 A JPS57705 A JP S57705A
- Authority
- JP
- Japan
- Prior art keywords
- column
- operating method
- signal clock
- ladder circuit
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/10—Plc systems
- G05B2219/15—Plc structure of the system
- G05B2219/15107—Linesolver, columnsolver
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Programmable Controllers (AREA)
- Control By Computers (AREA)
Abstract
PURPOSE:To prevent circuit for logical operation from being limited even if the number of columns in a corresponding ladder circuit is great, by employing a column cyclic operating method wherein logical operations are provided in succession toward an output side to obtain the output of each digit. CONSTITUTION:With a signal clock 1, contact information and branching information on a column are inputted to shift register respectively. Once information on one column is inputted, an operation result which corresponds to the column is outputted to each row of a register 103 at an output part and its logical value is latched with a signal clock 2 and held for the operation of the next column. Thus, logical operations from the 1st column to the (m)-th column are carried out in a latch mode and then a shift mode beings, outputting values of respective rows of the register 103 as outputs OUT1, OUT2-OUTn synchronizing with the signal clock 2.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7398280A JPS57705A (en) | 1980-06-02 | 1980-06-02 | Operating method of ladder circuit input part on column cycle system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7398280A JPS57705A (en) | 1980-06-02 | 1980-06-02 | Operating method of ladder circuit input part on column cycle system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57705A true JPS57705A (en) | 1982-01-05 |
JPH0132523B2 JPH0132523B2 (en) | 1989-07-05 |
Family
ID=13533809
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7398280A Granted JPS57705A (en) | 1980-06-02 | 1980-06-02 | Operating method of ladder circuit input part on column cycle system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57705A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58134307A (en) * | 1982-02-05 | 1983-08-10 | Mitsubishi Electric Corp | Sequence controlling method |
JPS61100803A (en) * | 1984-10-22 | 1986-05-19 | Toshiba Mach Co Ltd | Programmable sequence controller capable of high-speed i/o transfer |
JPS61100802A (en) * | 1984-10-22 | 1986-05-19 | Toshiba Mach Co Ltd | Operation processing system of programmable sequence controller |
-
1980
- 1980-06-02 JP JP7398280A patent/JPS57705A/en active Granted
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58134307A (en) * | 1982-02-05 | 1983-08-10 | Mitsubishi Electric Corp | Sequence controlling method |
JPH0313601B2 (en) * | 1982-02-05 | 1991-02-22 | Mitsubishi Electric Corp | |
JPS61100803A (en) * | 1984-10-22 | 1986-05-19 | Toshiba Mach Co Ltd | Programmable sequence controller capable of high-speed i/o transfer |
JPS61100802A (en) * | 1984-10-22 | 1986-05-19 | Toshiba Mach Co Ltd | Operation processing system of programmable sequence controller |
Also Published As
Publication number | Publication date |
---|---|
JPH0132523B2 (en) | 1989-07-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES2097742T3 (en) | KEY SERIES GENERATOR. | |
US3984815A (en) | Time of event recorder | |
GB1422819A (en) | Matrix data manipulator | |
JPS57705A (en) | Operating method of ladder circuit input part on column cycle system | |
US4477918A (en) | Multiple synchronous counters with ripple read | |
EP0350027A3 (en) | Sample-hold circuit | |
KR940001556B1 (en) | Digital signal processing apparatus | |
GB1355706A (en) | Device comprising a plurality of series arranged storage elements | |
SU406226A1 (en) | SHIFT REGISTER | |
SU1513471A1 (en) | Cell of homogeneous computing medium | |
JPS57104371A (en) | Profile code converter | |
SU1037234A1 (en) | Data input device | |
JPS573293A (en) | Delay circuit | |
GB1405675A (en) | Read head for an optical characterrecognition system | |
JPS5698030A (en) | Odd dividing circuit | |
SU656218A1 (en) | Counter with error correction | |
SU690608A1 (en) | Frequency multiplier | |
SU941992A1 (en) | Digital pulse to parallel binary code converter | |
SU514439A1 (en) | Counter with control device | |
SU1242934A2 (en) | Parallel adder-accumulator | |
SU1159165A1 (en) | Parallel code-to-serial code translator | |
RU2051406C1 (en) | Device for generation of faber-schauder signals | |
SU959068A1 (en) | Device for multiplicating by modulus | |
SU1575174A1 (en) | Device for multiplying two n-digit numbers | |
SU894714A1 (en) | Microprocessor module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees | ||
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |