JPS56162145A - Data arranging circuit - Google Patents

Data arranging circuit

Info

Publication number
JPS56162145A
JPS56162145A JP6469080A JP6469080A JPS56162145A JP S56162145 A JPS56162145 A JP S56162145A JP 6469080 A JP6469080 A JP 6469080A JP 6469080 A JP6469080 A JP 6469080A JP S56162145 A JPS56162145 A JP S56162145A
Authority
JP
Japan
Prior art keywords
data
register
bytes
plural
transferred
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6469080A
Other languages
Japanese (ja)
Other versions
JPH0118456B2 (en
Inventor
Yukio Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP6469080A priority Critical patent/JPS56162145A/en
Publication of JPS56162145A publication Critical patent/JPS56162145A/en
Publication of JPH0118456B2 publication Critical patent/JPH0118456B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To arrange data of plural bytes into a form adapted to an operating circuit, by changing byte positions of data, which is transferred to the first register, selectively by the instruction of the second register CONSTITUTION:In an information processing device where data of plural bytes is processed as one unit, the first transferred data is set to all bytes of a register 11 as it is. The second transferred data is set S to one or plural designated specific bytes of a register 12, which holds the start byte position of data in the register 11, or is held H as it is. Data of the register 11 is then given to a selecting circuit 13, and bytes B0-B3 are changed selectively in positions of bytes 0-3 by the instruction of the register 12, and this data is output. Consequently, data of plural bytes is arranged into a form adapted to an operating circuit without holding unnecessary data.
JP6469080A 1980-05-17 1980-05-17 Data arranging circuit Granted JPS56162145A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6469080A JPS56162145A (en) 1980-05-17 1980-05-17 Data arranging circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6469080A JPS56162145A (en) 1980-05-17 1980-05-17 Data arranging circuit

Publications (2)

Publication Number Publication Date
JPS56162145A true JPS56162145A (en) 1981-12-12
JPH0118456B2 JPH0118456B2 (en) 1989-04-05

Family

ID=13265392

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6469080A Granted JPS56162145A (en) 1980-05-17 1980-05-17 Data arranging circuit

Country Status (1)

Country Link
JP (1) JPS56162145A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0122016A2 (en) * 1983-03-08 1984-10-17 Unisys Corporation New and improved shifter circuit
WO1996037822A1 (en) * 1995-05-26 1996-11-28 National Semiconductor Corporation Area and time efficient field extraction circuit

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0122016A2 (en) * 1983-03-08 1984-10-17 Unisys Corporation New and improved shifter circuit
EP0122016A3 (en) * 1983-03-08 1988-04-20 Unisys Corporation New and improved shifter circuit
WO1996037822A1 (en) * 1995-05-26 1996-11-28 National Semiconductor Corporation Area and time efficient field extraction circuit
US5815736A (en) * 1995-05-26 1998-09-29 National Semiconductor Corporation Area and time efficient extraction circuit

Also Published As

Publication number Publication date
JPH0118456B2 (en) 1989-04-05

Similar Documents

Publication Publication Date Title
DE2965636D1 (en) Data processing system having an integrated stack and register machine architecture
JPS5527290A (en) Type set housing device for office machine such as typewriter and register
JPS5296526A (en) Presetter for electronic musical instruments
JPS5282500A (en) Group control system of automatic vending machines
JPS56162145A (en) Data arranging circuit
JPS5636710A (en) Feed speed command system
JPS5481045A (en) Data processor
JPS5247342A (en) Real time simulation system of input/output unit
JPS5697122A (en) Information processor
JPS5438732A (en) Input/output order accepting system
JPS5211729A (en) Information processing unit
JPS52130542A (en) Microinstruction output control system
JPS5344140A (en) Electronic cash register
JPS5435647A (en) Status generator circuit
JPS522328A (en) Date processing unit
JPS53142844A (en) Information processor
JPS55135943A (en) Operation processing device
JPS51147231A (en) Analog input device for computer
JPS5363825A (en) Input/output control system in information processing system
JPS5498129A (en) Input/output control system
JPS57197653A (en) Control device of microprogram
JPS5363826A (en) Information processing unit
JPS5279837A (en) Device for information output control
JPS5498134A (en) Input/output control system
JPS5413237A (en) Interface circuit