JPS55113350A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS55113350A
JPS55113350A JP1980879A JP1980879A JPS55113350A JP S55113350 A JPS55113350 A JP S55113350A JP 1980879 A JP1980879 A JP 1980879A JP 1980879 A JP1980879 A JP 1980879A JP S55113350 A JPS55113350 A JP S55113350A
Authority
JP
Japan
Prior art keywords
lead
resin
pad
sealed
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1980879A
Other languages
Japanese (ja)
Inventor
Yoshiaki Wakashima
Seiji Tauchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP1980879A priority Critical patent/JPS55113350A/en
Publication of JPS55113350A publication Critical patent/JPS55113350A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909—Post-treatment of the connector or wire bonding area
    • H01L2224/8592—Applying permanent coating, e.g. protective coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

PURPOSE:To increase humidity resistance by a method wherein a semiconductor chip is fixed on a substrate, and a chip electrode and a metal lead are bonded together, and then the surface of the element including the bonded part is covered with thermosetting resin at 150 deg.C or above and is sealed into a container. CONSTITUTION:Semiconductor element chip 8 mainly consisting of Si is fixed on tub 1 constituting a lead frame via an Au-Si eutectic layer. Al bonding pad 4, which is provided on this, is connected to lead 2 of the frame by using Al or Au wire 6. Next, the entire surface including PSG protective film provided between pad 4 and lead 6 and also in pad 4 is coated with thermoplastic resin, such as fluorinated resin, or polyphenylene sulfide resin. Then, while only the external terminal of lead 2 is being projected, the whole structure is sealed by means of epoxy resin 8 or by using metal container.
JP1980879A 1979-02-23 1979-02-23 Semiconductor device Pending JPS55113350A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1980879A JPS55113350A (en) 1979-02-23 1979-02-23 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1980879A JPS55113350A (en) 1979-02-23 1979-02-23 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS55113350A true JPS55113350A (en) 1980-09-01

Family

ID=12009625

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1980879A Pending JPS55113350A (en) 1979-02-23 1979-02-23 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS55113350A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996013055A3 (en) * 1994-10-13 1996-07-11 Nat Semiconductor Corp Plastic encapsulation of IC device by two level epoxy encapsulation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996013055A3 (en) * 1994-10-13 1996-07-11 Nat Semiconductor Corp Plastic encapsulation of IC device by two level epoxy encapsulation

Similar Documents

Publication Publication Date Title
JPS58207657A (en) Manufacture of semiconductor device
JPS55113350A (en) Semiconductor device
JPS57112055A (en) Integrated circuit package
JPS5785244A (en) Semiconductor device
JPS55105354A (en) Resin-sealed semiconductor device
JPS5681957A (en) Semiconductor package using thermoplastic resin and manufacture thereof
JPS56114363A (en) Semiconductor device sealed with resin
JPS5793534A (en) Semiconductor device
JPS5748253A (en) Lead frame for semiconductor device
JPS60747A (en) Resin molded ic package
JPS645079A (en) Semiconductor light emitting device
JPH05211268A (en) Semiconductor device
JPS57136339A (en) Resin sealing type semiconductor device
JPS5723254A (en) Semiconductor device
KR920003481A (en) Method for packaging ferroelectric devices and apparatus manufactured thereby
JPS54162470A (en) Resin sealing type semiconductor device
JPS5778156A (en) Semiconductor integrated circuit sealing device
JPS5915504Y2 (en) Resin-encapsulated semiconductor device
JPS54128275A (en) Package for semiconductor device
JPS56164557A (en) Tin bump
JPS5772337A (en) Semiconductor device
JPS57106059A (en) Mounting method of semiconductor element
JPS57111041A (en) Semiconductor device
JPS6481254A (en) Package for semiconductor device
JPS5613750A (en) Semiconductor device