JPS55107252A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS55107252A
JPS55107252A JP1448479A JP1448479A JPS55107252A JP S55107252 A JPS55107252 A JP S55107252A JP 1448479 A JP1448479 A JP 1448479A JP 1448479 A JP1448479 A JP 1448479A JP S55107252 A JPS55107252 A JP S55107252A
Authority
JP
Japan
Prior art keywords
mounting part
wiring
projections
mold
lead frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1448479A
Other languages
Japanese (ja)
Inventor
Tamotsu Sato
Satoshi Watakari
Noboru Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP1448479A priority Critical patent/JPS55107252A/en
Publication of JPS55107252A publication Critical patent/JPS55107252A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • H01L23/49551Cross section geometry characterised by bent parts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item

Landscapes

  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

PURPOSE:To prevent the short circuit troubles of wiring by providing projections to leads which are connected with the element mounting part of a lead frame at positions near the surface of sealing resin projecting to the element side. CONSTITUTION:The tips of plural leads 11 are disposed near an element mounting part 12 and projections 19 are provided to the holding parts 13 on both sides of the element mounting part 12. The projections 19 which project to the element mounting surface side and are formed by pressing are made near resin sealed edges. After brazing and wiring 17 an element 14, this lead frame is put in a mold 15. If the projections 19 are set at the ends of the cavity 16 of the mold 15, they are pressed by the mold 15 and the mounting part 12 goes down, therefore, the wiring 17 does not contact the edge of the element 14 or the mounting part 12. Resin is injected in this state. By so constructing, the short-circuiting of wiring can be prevented by the small deformation of a part of the lead frame.
JP1448479A 1979-02-09 1979-02-09 Manufacture of semiconductor device Pending JPS55107252A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1448479A JPS55107252A (en) 1979-02-09 1979-02-09 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1448479A JPS55107252A (en) 1979-02-09 1979-02-09 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS55107252A true JPS55107252A (en) 1980-08-16

Family

ID=11862320

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1448479A Pending JPS55107252A (en) 1979-02-09 1979-02-09 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS55107252A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4862246A (en) * 1984-09-26 1989-08-29 Hitachi, Ltd. Semiconductor device lead frame with etched through holes
EP0378209A2 (en) * 1989-01-11 1990-07-18 Kabushiki Kaisha Toshiba Hybrid resin-sealed semiconductor device
CN112289765A (en) * 2020-12-24 2021-01-29 瑞能半导体科技股份有限公司 Semiconductor package device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4862246A (en) * 1984-09-26 1989-08-29 Hitachi, Ltd. Semiconductor device lead frame with etched through holes
EP0378209A2 (en) * 1989-01-11 1990-07-18 Kabushiki Kaisha Toshiba Hybrid resin-sealed semiconductor device
CN112289765A (en) * 2020-12-24 2021-01-29 瑞能半导体科技股份有限公司 Semiconductor package device
CN112289765B (en) * 2020-12-24 2021-04-20 瑞能半导体科技股份有限公司 Semiconductor package device

Similar Documents

Publication Publication Date Title
JPS57147260A (en) Manufacture of resin-sealed semiconductor device and lead frame used therefor
JPS5521128A (en) Lead frame used for semiconductor device and its assembling
JPS55163868A (en) Lead frame and semiconductor device using the same
GB1350215A (en) Method of manufacturing an integrated circuit device
JPS55107252A (en) Manufacture of semiconductor device
GB1535195A (en) Semiconductors
JPS5543878A (en) Circuit unit
JPS5737839A (en) Manufacture of hybrid integrated circuit
JPS55120153A (en) Resin molded semiconductor device
JPS5646540A (en) Manufacture of circuit board for watch
JPS5745264A (en) Manufacture of electronic part molded with resin
JPS564259A (en) Lead frame
JPS6455535A (en) Semiconductor connecting device
JPS5474696A (en) Piezoelectric ceramic vibrator
KR850000784A (en) Manufacturing Method of Semiconductor Device
JPS56122177A (en) Microminiature hall element
JPS5742137A (en) Semiconductor device
JPS5578558A (en) Manufacture of semiconductor integrated circuit
JPH027680U (en)
JPS55103752A (en) Electronic component
JPS5877493U (en) Resin band for electronic wristwatch
JPS5386272A (en) Arrangement for electronic timepiece
JPS55163867A (en) Lead frame for semiconductor device
JPS5696847A (en) Semiconductor device
JPS6457651A (en) Semiconductor device