JPH04188886A - Printed wiring board - Google Patents
Printed wiring boardInfo
- Publication number
- JPH04188886A JPH04188886A JP31922290A JP31922290A JPH04188886A JP H04188886 A JPH04188886 A JP H04188886A JP 31922290 A JP31922290 A JP 31922290A JP 31922290 A JP31922290 A JP 31922290A JP H04188886 A JPH04188886 A JP H04188886A
- Authority
- JP
- Japan
- Prior art keywords
- printed wiring
- wiring board
- dummy pattern
- board
- conductor circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004020 conductor Substances 0.000 claims abstract description 51
- 230000002093 peripheral effect Effects 0.000 claims description 9
- 238000000034 method Methods 0.000 abstract description 2
- 238000005476 soldering Methods 0.000 abstract description 2
- 238000010438 heat treatment Methods 0.000 abstract 1
- 238000003780 insertion Methods 0.000 abstract 1
- 230000037431 insertion Effects 0.000 abstract 1
- 229910000679 solder Inorganic materials 0.000 description 9
- 230000000694 effects Effects 0.000 description 7
- 239000007787 solid Substances 0.000 description 5
- 239000000758 substrate Substances 0.000 description 5
- 239000006071 cream Substances 0.000 description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 230000002950 deficient Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000009477 glass transition Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000011889 copper foil Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000010019 resist printing Methods 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
Landscapes
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Structure Of Printed Boards (AREA)
Abstract
Description
【発明の詳細な説明】
[産業上の利用分野]
本発明は電子部品を搭載し接続を行うため少なくとも基
板の片面側に導体回路が形成された薄型(基板の板厚が
0.1〜1.Omm)のプリント配線板に関するもので
ある。Detailed Description of the Invention [Industrial Field of Application] The present invention is directed to a thin board (with a board thickness of 0.1-1. .Omm) printed wiring board.
[従来の技術]
プリント配線板は電気絶縁性基板の表面に導体である銅
のパターンからなる導体回路が形成されており、導体回
路は基板の片面又は両面に設けられる。そして、電子機
器の軽量化、薄型化の要求を満たすため、プリント配線
板も基板の板厚が0.1−1.0mmの薄型のものが使
用されてきている。[Prior Art] In a printed wiring board, a conductor circuit made of a pattern of copper, which is a conductor, is formed on the surface of an electrically insulating substrate, and the conductor circuit is provided on one or both sides of the substrate. In order to meet the demands for lighter and thinner electronic devices, thin printed wiring boards with a board thickness of 0.1 to 1.0 mm have been used.
[発明が解決しようとする課題]
プリント配線板はその製造過程および電子部品の実装時
において、次に記載するように種々の条件で高温環境に
置かれる。[Problems to be Solved by the Invention] Printed wiring boards are placed in high-temperature environments under various conditions as described below during their manufacturing process and when electronic components are mounted.
■銅張積層板の形成時における基材と銅箔との熱プレス
・・・150〜250°C(内部応力残留)■ソルダー
レジスト印刷後の熱硬化・・・120〜706C
■ワイヤボンド・・・100〜200°C■グイボンド
(ICチップの基板への固定)・・・120〜200°
C
■半田リフロー・・・200〜260°C一方、銅の熱
膨張率は1.4 X I O−5/’Cで、基材の熱膨
張率は基材の種類により異なるか、ガラス転移点(14
0〜200°C)以下では1.2〜1. 6 X 10
−510Cでガラス転移点を超えると更に熱膨張率が大
きくなる。そのため、プリント配線板が高温状態に置か
れた際、導体回路の部分と基板の部分の熱膨張に差が生
じる。基板の板厚が厚い場合には前記熱膨張に差があっ
てもほとんど影響はなかった。しかし、プリント配線板
の薄型化により、特にプリント配線板の片面にしか導体
回路が形成されていない場合には、プリント配線板に反
りが発生する。■Heat press between base material and copper foil during formation of copper-clad laminate...150-250°C (residual internal stress) ■Thermosetting after solder resist printing...120-706C ■Wire bond...・100~200°C ■Guibond (fixing IC chip to substrate)...120~200°
C ■ Solder reflow...200-260°C On the other hand, the coefficient of thermal expansion of copper is 1.4 X I O-5/'C, and the coefficient of thermal expansion of the base material varies depending on the type of base material, or the glass transition Point (14
1.2-1. 6 x 10
When the temperature exceeds the glass transition point at -510C, the coefficient of thermal expansion further increases. Therefore, when the printed wiring board is placed in a high temperature state, there is a difference in thermal expansion between the conductive circuit portion and the board portion. When the board thickness was large, the difference in thermal expansion had little effect. However, as printed wiring boards become thinner, warpage occurs in the printed wiring boards, especially when conductive circuits are formed on only one side of the printed wiring boards.
そして、第4図に示すように反りが発生した状態でワイ
ヤボンディングを行うと、キャピラリ21から繰り出さ
れて一端がICチップ22に熱圧着された金線(ワイヤ
)23の他端を導体回路の配線パターンに熱圧着すると
ともに切断する際に、金線23の端部がキャピラリ21
から外れないという不都合が発生する場合がある。なぜ
ならば、金線23の切断はキャピラリ21の先端で金線
23を押し潰すことにより行うか、プリント配線板20
に反りがあると前記押し潰しが確実に行われないからで
ある。Then, when wire bonding is performed in a state where warpage has occurred as shown in FIG. When thermocompressing and cutting the wiring pattern, the end of the gold wire 23 is attached to the capillary 21.
This may cause the inconvenience of not being able to come off. This is because the gold wire 23 is cut by crushing the gold wire 23 with the tip of the capillary 21, or by cutting the gold wire 23 on the printed wiring board 20.
This is because if there is any warpage, the crushing will not be performed reliably.
又、リフロー法で電子部品をプリント配線板上へ装着す
る場合、クリーム半田の供給時に反りかあるとクリーム
半田厚がばらつく。そして、半田量が少ない箇所は接続
不良となり、半田量が多い箇所はりフロー時に半田が隣
接する配線パターンの部分まで流れてショート状態とな
る場合がある。Furthermore, when electronic components are mounted on a printed wiring board using the reflow method, if the cream solder is warped during supply, the thickness of the cream solder will vary. Then, a connection failure occurs in a portion where the amount of solder is small, and a portion where there is a large amount of solder may flow to an adjacent wiring pattern portion during beam flow, resulting in a short-circuit condition.
又、クリーム半田の供給時に反りがなくクリーム半田の
供給が正常に行われても、リフロー時に反りが発生する
と半田が必要箇所以外の所へ流れて前記の不良が発生す
る場合もある。Furthermore, even if the cream solder is supplied normally without any warping, if the cream solder is warped during reflow, the solder may flow to a location other than the required location, resulting in the above-mentioned defect.
さらに、電子部品が実装されたプリント配線板をケース
等の機器に組み込むときに、プリント配線板に反りがあ
ると組込不良が発生するという問題もある。Furthermore, when a printed wiring board on which electronic components are mounted is assembled into a device such as a case, there is a problem that if the printed wiring board is warped, the assembly will be defective.
又、表裏両面に導体回路が存在するプリント配線板にお
いても、第5図(a)、(b)に示すように表面Aと裏
面Bに形成された導体回路24の位置あるいは配線方向
が異なる場合には、反りが発生するとともに反りの状態
が複雑になる。反りの発生を防止するため第6図に示す
ように、導体回路24が形成された部分の反対側面の導
体回路24のない広いエリアにベタパターン25を形成
することが考えられている。しかし、第5図(a)。Furthermore, even in a printed wiring board in which conductor circuits are present on both the front and back sides, when the position or wiring direction of the conductor circuits 24 formed on the front surface A and the back surface B are different, as shown in FIGS. 5(a) and 5(b). In this case, warping occurs and the state of the warping becomes complicated. In order to prevent the occurrence of warpage, it has been considered to form a solid pattern 25 in a wide area where there is no conductor circuit 24 on the opposite side of the part where the conductor circuit 24 is formed, as shown in FIG. However, FIG. 5(a).
(b)のような導体回路24が形成されたプリント配線
板の空きエリアにベタパターン25を形成した場合、ベ
タパターン25はA面の導体回路24に起因する矢印V
方向の反り要素を相殺する作用の他に、B面の導体回路
24に起因する矢印り方向の反り要素を増大させる作用
をも持つため、反りを防止することはできない。When a solid pattern 25 is formed in an empty area of a printed wiring board on which a conductive circuit 24 is formed as shown in FIG.
In addition to the effect of canceling out the warping element in the direction, it also has the effect of increasing the warping element in the arrow direction caused by the conductor circuit 24 on the B side, so warping cannot be prevented.
本発明は前記の問題点に鑑みてなされたものであって、
その目的は基板の厚さが薄くなった場合にも熱膨張に起
因する反りを防止することができるプリント配線板を提
供することにある。The present invention has been made in view of the above problems, and includes:
The purpose is to provide a printed wiring board that can prevent warping caused by thermal expansion even when the thickness of the board is reduced.
[課題を解決するための手段]
前記の目的を達成するため本発明においては、電子部品
を搭載し接続を行うため少なくとも基板の片面側に導体
回路が形成された薄型のプリント配線板において、その
基板上の前記導体回路と反対側面の導体回路が形成され
ていない空きエリアに前記導体回路の配線方向と同じ方
向の線要素から成る導体によってダミーパターンを形成
した。[Means for Solving the Problems] In order to achieve the above object, the present invention provides a thin printed wiring board in which a conductor circuit is formed on at least one side of the board for mounting and connecting electronic components. A dummy pattern was formed in an empty area on the substrate opposite to the conductor circuit where no conductor circuit was formed using a conductor made of line elements in the same direction as the wiring direction of the conductor circuit.
又、請求項2記載の発明においては前記ダミーパターン
の外周部を外周線パターンにより囲むようにした。Further, in the invention as set forth in claim 2, the outer periphery of the dummy pattern is surrounded by an outer periphery line pattern.
さらに、請求項3記載の発明においては前記ダミーパタ
ーンをプリント配線板上に形成された電源用又は接地用
の導体回路に接続した。Furthermore, in the invention as set forth in claim 3, the dummy pattern is connected to a conductor circuit for power supply or grounding formed on a printed wiring board.
[作用]
本発明ではダミーパターンが導体回路の形成位置と対向
する反対側面に位置し、しかも導体回路の配線方向と同
じ方向の線要素から成るので、プリント配線板が高温状
態におかれた場合、導体回゛ 路とダミーパターンとが
同方向に膨張してプリント配線板の両面に同方向の力か
作用する。すなわち、ベタパターンをダミーパターンと
して形成した場合と異なり、ダミーパターンが反対側面
の導体回路の熱膨張による反り要素を相殺するようにの
み作用する。[Function] In the present invention, the dummy pattern is located on the opposite side facing the position where the conductor circuit is formed, and is composed of line elements in the same direction as the wiring direction of the conductor circuit, so that even if the printed wiring board is placed in a high temperature state, , the conductor circuit and the dummy pattern expand in the same direction, and a force in the same direction acts on both sides of the printed wiring board. That is, unlike the case where the solid pattern is formed as a dummy pattern, the dummy pattern acts only to offset the warping element due to thermal expansion of the conductor circuit on the opposite side.
前記ダミーパターンの外周部を外周線パターンにより囲
んだ場合は、ダミーパターンと導体回路を構成する配線
パターンとの区別か容易となる。When the outer periphery of the dummy pattern is surrounded by an outer peripheral line pattern, it becomes easy to distinguish between the dummy pattern and the wiring pattern constituting the conductor circuit.
又、ダミーパターンをプリント配線板上に形成された電
源用の導体回路に接続した場合は、電源の電流容量を増
加することが可能となるとともに、電源からの発熱がダ
ミーパターンへ導かれ、広い表面積のダミーパターンか
ら効果的に放熱される。In addition, if a dummy pattern is connected to a conductor circuit for a power supply formed on a printed wiring board, it is possible to increase the current capacity of the power supply, and the heat generated from the power supply is directed to the dummy pattern, which spreads over a wide area. Heat is effectively dissipated from the dummy pattern on the surface area.
一方、ダミーパターンをプリント配線板上に形成された
接地用の導体回路に接続した場合は、接地導体がより広
い面積の導体となって接地が安定する。On the other hand, when the dummy pattern is connected to a grounding conductor circuit formed on a printed wiring board, the grounding conductor becomes a conductor with a wider area and the grounding becomes stable.
[実施例1]
以下、本発明を具体化した第1実施例を第1図に従って
説明する。[Example 1] Hereinafter, a first example embodying the present invention will be described with reference to FIG.
第1図(a)に示すようにプリント配線板lの表面Aに
は、導体回路2を構成する多数のパット3が図の上下方
向に延びる状態で2列に形成されている。両列のパット
3を接続する配線パターン4はパッド3の長手方向(縦
方向)に沿って延ひるとともに途中で一部横方向に延び
るように形成されている。As shown in FIG. 1(a), on the surface A of the printed wiring board 1, a large number of pads 3 constituting a conductor circuit 2 are formed in two rows extending vertically in the figure. A wiring pattern 4 connecting the pads 3 in both rows is formed so as to extend along the longitudinal direction (vertical direction) of the pad 3 and partially extend in the lateral direction.
一方、第1図(b)に示すようにプリント配線板lの裏
面Bには、導体回路2とダミーパターン5とが形成され
ている。導体回路2を構成する配線パターン6は表面A
に形成された配線パターン4の一部が横方向に延びる部
分とほぼ対応する位置に、横方向に延びる状態で形成さ
れている。配線パターン6は表面Aに形成された配線パ
ターン4の一部とスルーホール7を介して接続されてい
る。ダミーパターン5は表面Aの配線パターン4か上下
方向に延びる箇所と対応する位置に配線パターン6を挟
んだ状態で形成されている。ダミーパターン5は配線パ
ターン4の配線方向と同じ方向の線要素を持つ多数の直
線パターン5aから成り、その周囲を外周線パターン8
に囲まれるとともに、直線パターン5aと外周線パター
ン8とが互いに接続されている。On the other hand, as shown in FIG. 1(b), a conductive circuit 2 and a dummy pattern 5 are formed on the back surface B of the printed wiring board l. The wiring pattern 6 constituting the conductor circuit 2 is on the surface A.
A part of the wiring pattern 4 formed in the wiring pattern 4 is formed to extend in the horizontal direction at a position substantially corresponding to the horizontally extending portion. The wiring pattern 6 is connected to a part of the wiring pattern 4 formed on the surface A via a through hole 7. The dummy pattern 5 is formed at a position corresponding to a vertically extending portion of the wiring pattern 4 on the surface A, with the wiring pattern 6 sandwiched therebetween. The dummy pattern 5 consists of a large number of straight line patterns 5a having line elements in the same direction as the wiring direction of the wiring pattern 4, and the outer line pattern 8 surrounds the straight line patterns 5a.
The straight line pattern 5a and the outer peripheral line pattern 8 are connected to each other.
前記のように構成されたプリント配線板1は、ダミーパ
ターン5がその反対側面に存在する導体回路2の配線方
向と同じ線要素を持つ多数の直線パターン5aから構成
されているため、プリント配線板1が加熱された場合に
導体回路2に起因する反り要素がダミーパターン5によ
り相殺され、しかもベタパターンと異なり新たな反り要
素を生むことが無いのでプリント配線板lの反りが確実
に防止される。直線パターン5aの太さ、本数を導体回
路2に対応して増減することにより、反りの微調整が可
能となる。又、ンルダレジスト層の厚さがプリント配線
板lの表面と裏面とで異なることに起因する反りに対し
ても、同様に対処可能となる。The printed wiring board 1 configured as described above is composed of a large number of linear patterns 5a having line elements in the same direction as the wiring direction of the conductor circuit 2 on the opposite side of the dummy pattern 5. 1 is heated, the warping element caused by the conductor circuit 2 is offset by the dummy pattern 5, and unlike a solid pattern, no new warping element is generated, so warping of the printed wiring board l is reliably prevented. . By increasing or decreasing the thickness and number of the straight line patterns 5a in accordance with the conductor circuit 2, fine adjustment of the warpage becomes possible. Further, it is possible to similarly deal with warpage caused by the difference in thickness of the resist layer between the front and back surfaces of the printed wiring board l.
又、ダミーパターン5が外周線パターン8により囲まれ
ているため、配線パターン6との区別が容易となり、製
品検査時に作業が容易となる。Moreover, since the dummy pattern 5 is surrounded by the outer peripheral line pattern 8, it is easy to distinguish it from the wiring pattern 6, which facilitates work during product inspection.
又、ダミーパターン5を図示しない電源用導体回路と接
続した場合には、電源の電流容量を増加することが可能
となるとともに、電源からの発熱かダミーパターン5へ
導かれ、広い表面積のダミーパターン5から効果的に放
熱される。ダミーパターン5を構成する直線パターン5
aの幅及び間隔を小さ(して本数を増やした場合には、
同じ広さのエリアにベタパターンを形成した場合と比較
して各直線パターン5aの側面の面積分その表面積が増
大し、放熱効果が向上する。Furthermore, when the dummy pattern 5 is connected to a power supply conductor circuit (not shown), it becomes possible to increase the current capacity of the power supply, and the heat generated from the power supply is led to the dummy pattern 5, resulting in a large surface area of the dummy pattern. Heat is effectively dissipated from 5. Straight line pattern 5 forming dummy pattern 5
If the width and spacing of a are reduced (and the number is increased,
Compared to the case where solid patterns are formed in the same area, the surface area of each linear pattern 5a increases by the area of the side surface, and the heat dissipation effect is improved.
一方、ダミーパターン5をプリント配線板1上に形成さ
れた接地用の導体回路(図示せず)に接続した場合は、
接地導体かより広い面積の導体となって接地が安定する
。On the other hand, when the dummy pattern 5 is connected to a grounding conductor circuit (not shown) formed on the printed wiring board 1,
It becomes a grounding conductor or a conductor with a wider area, which stabilizes the grounding.
[実施例2]
次に第2実施例を第2図に従って説明する。この実施例
では第2図(a)に示すように、導体回路2がプリント
配線板1の表面Aにのみ形成されている。プリント配線
板1の裏面Bには第2図(b)に示すように、表面Aの
導体回路2と対応する位置にダミーパターン5が形成さ
れている。[Example 2] Next, a second example will be described with reference to FIG. In this embodiment, the conductor circuit 2 is formed only on the surface A of the printed wiring board 1, as shown in FIG. 2(a). A dummy pattern 5 is formed on the back side B of the printed wiring board 1 at a position corresponding to the conductor circuit 2 on the front side A, as shown in FIG. 2(b).
ダミーパターン5は配線パターン4の屈曲状態と対応す
るように配置された多数の直線パターン5aから形成さ
れるとともに、外周線パターン8の一部がダミーパター
ン5を構成している。この実施例の場合も前記実施例と
同様な作用効果を発揮する。The dummy pattern 5 is formed from a large number of linear patterns 5a arranged to correspond to the bent state of the wiring pattern 4, and a part of the outer peripheral line pattern 8 constitutes the dummy pattern 5. This embodiment also exhibits the same effects as those of the previous embodiment.
[実施例3]
次に第3実施例を第3図に従って説明する。この実施例
でも前記第2実施例と同様に、導体回路2がプリント配
線板lの表面Aにのみ形成されている。導体回路2は電
子部品装着部9の上下左右に配置された多数のパッド3
と、パッド3から延ひる配線パターン4とから構成され
ている。配線パターン4の一部はプリント配線板lの周
縁に沿って延びるように形成されている。プリント配線
板1の裏面Bには第3図(b)に示すように、プリント
配線板1の周縁に沿って延びるダミーパターン5と、表
面への電子部品装着部9、その上下左右に配置された多
数のパッド3及びパット3から延びる配線パターン4の
一部に対応するダミーパターン10とが形成されている
。ダミーパターン10は縦、横の直線パターン10aで
表面Aの配線パターン4より間隔の大きな格子状に形成
され、その周囲が外周線パターン8で囲まれている。[Embodiment 3] Next, a third embodiment will be described with reference to FIG. In this embodiment, as in the second embodiment, the conductor circuit 2 is formed only on the surface A of the printed wiring board l. The conductor circuit 2 includes a large number of pads 3 arranged on the upper, lower, left and right sides of the electronic component mounting section 9.
and a wiring pattern 4 extending from the pad 3. A portion of the wiring pattern 4 is formed to extend along the periphery of the printed wiring board l. As shown in FIG. 3(b), on the back side B of the printed wiring board 1, there are a dummy pattern 5 extending along the periphery of the printed wiring board 1, an electronic component mounting portion 9 on the front surface, and a dummy pattern 5 disposed on the top, bottom, left and right sides of the top surface. A large number of pads 3 and dummy patterns 10 corresponding to part of the wiring pattern 4 extending from the pads 3 are formed. The dummy pattern 10 is formed in a lattice shape with vertical and horizontal linear patterns 10a having larger intervals than the wiring pattern 4 on the surface A, and is surrounded by an outer line pattern 8.
この実施例の場合も前記両実施例と同様な作用効果を発
揮する。This embodiment also exhibits the same effects as both of the embodiments described above.
なお、本発明は前記実施例に限定されるものではなく、
例えば、ダミーパターン5,10の外周部を外周線パタ
ーン8で囲むのを省略してもよい。Note that the present invention is not limited to the above embodiments,
For example, surrounding the outer peripheral portions of the dummy patterns 5 and 10 with the outer peripheral line pattern 8 may be omitted.
又、第3実施例のようにダミーパターン10を形成する
面と反対側面に形成された導体回路2か縦、横両方向の
配線パターン4を持つ場合、縦横両方向に対して45度
の角度をなして互いに直交する多数の直線パターンでダ
ミーパターン10を形成してもよい。Further, when the conductive circuit 2 formed on the side opposite to the side on which the dummy pattern 10 is formed has the wiring pattern 4 in both the vertical and horizontal directions as in the third embodiment, the conductive circuit 2 forms an angle of 45 degrees with respect to both the vertical and horizontal directions. The dummy pattern 10 may be formed by a large number of linear patterns that are orthogonal to each other.
「発明の効果]
以上詳述したように本発明によれば、プリント配線板の
基板の厚さが薄くなった場合にも熱膨張に起因する反り
を防止することができ、反りの発生によるワイヤボンデ
ィング時の作業不良、電子部品をパッドに半田付けする
際の接続不良及びショート不良、あるいはケース等の機
器へのプリント配線板の組込不良を確実に防止すること
ができる。[Effects of the Invention] As detailed above, according to the present invention, even when the thickness of the substrate of a printed wiring board becomes thin, warping caused by thermal expansion can be prevented, and wires caused by warping can be prevented. It is possible to reliably prevent defective work during bonding, poor connections and short circuits when soldering electronic components to pads, and defective installation of printed wiring boards into equipment such as cases.
又、ダミーパターンの外周部を外周線パターンにより囲
んだ場合は、ダミーパターンと導体回路を構成する配線
パターンとの区別が容易となる。Further, when the outer peripheral portion of the dummy pattern is surrounded by an outer peripheral line pattern, it becomes easy to distinguish between the dummy pattern and the wiring pattern constituting the conductor circuit.
又、ダミーパターンをプリント配線板上に形成された電
源用の導体回路に接続した場合は、電源の電流容量を増
加することが可能となるとともに、電源からの発熱がダ
ミーパターンへ導かれ、広い表面積のダミーパターンか
ら効果的に放熱される。In addition, if a dummy pattern is connected to a conductor circuit for a power supply formed on a printed wiring board, it is possible to increase the current capacity of the power supply, and the heat generated from the power supply is directed to the dummy pattern, which spreads over a wide area. Heat is effectively dissipated from the dummy pattern on the surface area.
さらに、ダミーパターンをプリント配線板上に形成され
た接地用の導体回路に接続した場合は、接地導体がより
広い面積の導体となって接地が安定する。Furthermore, when the dummy pattern is connected to a grounding conductor circuit formed on a printed wiring board, the grounding conductor becomes a conductor with a wider area, and the grounding becomes stable.
第1図(a)は本発明を具体化した第1実施例のプリン
ト配線板の表面側の概略部分平面図、第1図(b)は同
じく裏面側の概略部分平面図、第2図(a)は本発明を
具体化した第2実施例のプリント配線板の表面側の概略
部分平面図、第2図(b)は同じく裏面側の概略部分平
面図、第3図(a)は本発明を具体化した第3実施例の
プリント配線板の表面側の概略部分平面図、第3図(b
)は同じく裏面側の概略部分平面図、第4図はプリント
配線板に反りが生じた場合のワイヤボンディング作業の
状態を示す概略側面図、第5図(a)は従来例のプリン
ト配線板の表面側の概略部分平面図、第5図(b)は同
じ(裏面側の概略部分平面図、第6図は別の従来例のプ
リント配線板の裏面側の概略部分平面図である。
プリント配線板1、導体回路2、配線パターン4.6、
ダミーパターン5,10、外周線パターン8、表面A、
裏面B0FIG. 1(a) is a schematic partial plan view of the front side of a printed wiring board of the first embodiment embodying the present invention, FIG. 1(b) is a schematic partial plan view of the back side of the same, and FIG. a) is a schematic partial plan view of the front side of a printed wiring board according to a second embodiment of the present invention, FIG. 2(b) is a schematic partial plan view of the back side of the printed wiring board, and FIG. FIG. 3(b) is a schematic partial plan view of the front side of the printed wiring board of the third embodiment embodying the invention
) is a schematic partial plan view of the back side, FIG. 4 is a schematic side view showing the state of wire bonding work when the printed wiring board is warped, and FIG. 5(a) is a diagram of the conventional printed wiring board. A schematic partial plan view of the front side and FIG. 5(b) are the same (a schematic partial plan view of the back side, and FIG. 6 is a schematic partial plan view of the back side of another conventional printed wiring board. Printed wiring board 1, conductor circuit 2, wiring pattern 4.6,
Dummy patterns 5, 10, outer line pattern 8, surface A,
Back side B0
Claims (3)
片面側に導体回路(2)が形成された薄型のプリント配
線板において、その基板上の前記導体回路(2)と反対
側面の導体回路(2)が形成されていない空きエリアに
前記導体回路(2)の配線方向と同じ方向の線要素から
成る導体によってダミーパターン(5)を形成したこと
を特徴とするプリント配線板。1. In a thin printed wiring board in which a conductor circuit (2) is formed on at least one side of the board for mounting and connecting electronic components, the conductor circuit (2) on the opposite side to the conductor circuit (2) on the board 1. A printed wiring board characterized in that a dummy pattern (5) is formed by a conductor made of line elements in the same direction as the wiring direction of the conductor circuit (2) in an empty area where the conductor circuit (2) is not formed.
ン(8)により囲んだ請求項1記載のプリント配線板。2. The printed wiring board according to claim 1, wherein the outer periphery of the dummy pattern (5) is surrounded by an outer peripheral line pattern (8).
成された電源用又は接地用の導体回路に接続した請求項
1又は2記載のプリント配線板。3. The printed wiring board according to claim 1 or 2, wherein the dummy pattern (5) is connected to a conductor circuit for power supply or grounding formed on the printed wiring board.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2319222A JP2881029B2 (en) | 1990-11-22 | 1990-11-22 | Printed wiring board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2319222A JP2881029B2 (en) | 1990-11-22 | 1990-11-22 | Printed wiring board |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH04188886A true JPH04188886A (en) | 1992-07-07 |
JP2881029B2 JP2881029B2 (en) | 1999-04-12 |
Family
ID=18107772
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2319222A Expired - Lifetime JP2881029B2 (en) | 1990-11-22 | 1990-11-22 | Printed wiring board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2881029B2 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0735807A1 (en) * | 1995-03-27 | 1996-10-02 | Canon Kabushiki Kaisha | Electric-circuit board for a display apparatus |
EP1030365A1 (en) * | 1997-10-17 | 2000-08-23 | Ibiden Co., Ltd. | Package substrate |
US6420662B1 (en) | 1999-03-11 | 2002-07-16 | Sharp Kabushiki Kaisha | Wiring board |
US6815619B2 (en) | 2000-01-25 | 2004-11-09 | Nec Electronics Corporation | Circuit board |
US6835897B2 (en) * | 2002-10-08 | 2004-12-28 | Siliconware Precision Industries Co., Ltd. | Warpage preventing substrate |
JP2009158748A (en) * | 2007-12-27 | 2009-07-16 | Toshiba Matsushita Display Technology Co Ltd | Double-sided flexible printed circuit board |
JP2009274447A (en) * | 2009-06-30 | 2009-11-26 | Suzuka Fuji Xerox Co Ltd | Light-emitting base device, print head, and image forming apparatus |
JP2009274449A (en) * | 2009-01-28 | 2009-11-26 | Suzuka Fuji Xerox Co Ltd | Led substrate device, led print head and image forming apparatus |
JP2010177306A (en) * | 2009-01-28 | 2010-08-12 | Suzuka Fuji Xerox Co Ltd | Led board device and led printhead |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8124879B2 (en) * | 2006-05-22 | 2012-02-28 | Panasonic Corporation | Printed board |
-
1990
- 1990-11-22 JP JP2319222A patent/JP2881029B2/en not_active Expired - Lifetime
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5912654A (en) * | 1995-03-27 | 1999-06-15 | Canon Kabushiki Kaisha | Electric-circuit board for a display apparatus |
EP0735807A1 (en) * | 1995-03-27 | 1996-10-02 | Canon Kabushiki Kaisha | Electric-circuit board for a display apparatus |
EP1030365A4 (en) * | 1997-10-17 | 2007-05-09 | Ibiden Co Ltd | Package substrate |
EP1030365A1 (en) * | 1997-10-17 | 2000-08-23 | Ibiden Co., Ltd. | Package substrate |
USRE41242E1 (en) | 1997-10-17 | 2010-04-20 | Ibiden Co., Ltd. | Package substrate |
USRE41051E1 (en) | 1997-10-17 | 2009-12-22 | Ibiden Co., Ltd. | Package substrate |
US6420662B1 (en) | 1999-03-11 | 2002-07-16 | Sharp Kabushiki Kaisha | Wiring board |
US7253363B2 (en) | 2000-01-25 | 2007-08-07 | Nec Electronics Corporation | Circuit board |
US6815619B2 (en) | 2000-01-25 | 2004-11-09 | Nec Electronics Corporation | Circuit board |
US6835897B2 (en) * | 2002-10-08 | 2004-12-28 | Siliconware Precision Industries Co., Ltd. | Warpage preventing substrate |
JP2009158748A (en) * | 2007-12-27 | 2009-07-16 | Toshiba Matsushita Display Technology Co Ltd | Double-sided flexible printed circuit board |
JP2009274449A (en) * | 2009-01-28 | 2009-11-26 | Suzuka Fuji Xerox Co Ltd | Led substrate device, led print head and image forming apparatus |
JP2010177306A (en) * | 2009-01-28 | 2010-08-12 | Suzuka Fuji Xerox Co Ltd | Led board device and led printhead |
JP2009274447A (en) * | 2009-06-30 | 2009-11-26 | Suzuka Fuji Xerox Co Ltd | Light-emitting base device, print head, and image forming apparatus |
Also Published As
Publication number | Publication date |
---|---|
JP2881029B2 (en) | 1999-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100217528B1 (en) | Semiconductor chip package and its manufacturing method | |
US6756663B2 (en) | Semiconductor device including wiring board with three dimensional wiring pattern | |
JP3353508B2 (en) | Printed wiring board and electronic device using the same | |
US6376907B1 (en) | Ball grid array type package for semiconductor device | |
US5367435A (en) | Electronic package structure and method of making same | |
JP2004071670A (en) | Ic package, connecting structure and electronic apparatus | |
JP2000031327A (en) | Semiconductor device and its manufacture | |
US6034437A (en) | Semiconductor device having a matrix of bonding pads | |
JPH04188886A (en) | Printed wiring board | |
JPH08288658A (en) | Printed wiring board for bga package mount | |
JP2001326429A (en) | Printed wiring board | |
WO2018168504A1 (en) | Component mounting body and electronic device | |
JPH09199841A (en) | Printed-wiring board | |
EP0171783A2 (en) | Module board and module using the same and method of treating them | |
US6472759B1 (en) | Ball grid array type semiconductor device | |
KR102620302B1 (en) | Flexible Printed Circuit Board and Manufacturing Method thereof | |
US7064279B2 (en) | Circuit board having an overlapping via | |
JPH06268365A (en) | Mounting method for electronic circuit parts | |
JPH07142821A (en) | Printed wiring board | |
JPH0738225A (en) | Semiconductor device and its manufacturing method | |
KR102553123B1 (en) | Flexible printed circuit board prevented demage of mounted chip | |
KR102695916B1 (en) | Printed Circuit Board | |
JPH08191128A (en) | Electronic device | |
JPH05175647A (en) | Soldering method and heat dissipating jig | |
JP2024080331A (en) | Electronic device and method for manufacturing electronic device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080129 Year of fee payment: 9 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090129 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090129 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100129 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100129 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110129 Year of fee payment: 12 |
|
EXPY | Cancellation because of completion of term | ||
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110129 Year of fee payment: 12 |