EP1307785A2 - Process for manufacturing a microelectronic device - Google Patents

Process for manufacturing a microelectronic device

Info

Publication number
EP1307785A2
EP1307785A2 EP01949500A EP01949500A EP1307785A2 EP 1307785 A2 EP1307785 A2 EP 1307785A2 EP 01949500 A EP01949500 A EP 01949500A EP 01949500 A EP01949500 A EP 01949500A EP 1307785 A2 EP1307785 A2 EP 1307785A2
Authority
EP
European Patent Office
Prior art keywords
photoresist
shrink material
removal
surfactant
coating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP01949500A
Other languages
German (de)
French (fr)
Inventor
Ralph R. Dammel
Ronald J. Eakin
Mark A. Spak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
EMD Performance Materials Corp
Original Assignee
Clariant International Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Clariant International Ltd filed Critical Clariant International Ltd
Publication of EP1307785A2 publication Critical patent/EP1307785A2/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H01L21/0274Photolithographic processes
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/0035Multiple processes, e.g. applying a further resist layer on an already in a previously step, processed pattern or textured surface
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/26Processing photosensitive materials; Apparatus therefor
    • G03F7/40Treatment after imagewise removal, e.g. baking
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/26Processing photosensitive materials; Apparatus therefor
    • G03F7/30Imagewise removal using liquid means
    • G03F7/32Liquid compositions therefor, e.g. developers
    • G03F7/322Aqueous alkaline compositions

Definitions

  • the present invention relates to a process for making an image on a substrate and a composition for developing such an image.
  • Ultra-fine patterns are typically created by forming patterns in a photoresist coating using photolithographic techniques.
  • a thin coating of a film of a photoresist composition is first applied to a substrate material, such as silicon wafers used for making integrated circuits.
  • the coated substrate is then baked to evaporate any solvent in the photoresist composition and to fix the coating onto the substrate.
  • the baked coated surface of the substrate is next subjected to an image-wise exposure to radiation. This radiation exposure causes a chemical transformation in the exposed areas of the coated surface.
  • Visible light, ultraviolet (UV) light, electron beam and X-ray radiant energy are radiation types commonly used today in microlithographic processes.
  • the coated substrate is treated with a developer solution to dissolve and remove either the radiation-exposed or the unexposed areas of the photoresist.
  • Miniaturization of integrated circuits requires the printing of narrower and narrower dimensions within the photoresist.
  • Various technologies have been developed to shrink the photoresist dimensions, examples of such technologies are, multilevel coatings, anti reflective coatings, phase-shift masks, photoresists which are sensitive at shorter and shorter wavelengths, etc.
  • One important process for printing smaller dimensions relies on the technique of forming a thin layer on top of the image of the photoresist, which widens the photoresist image but reduces the dimension of the space between adjacent photoresist patterns. This narrowed space can be used to etch and define the substrate or be used to deposit materials, such as metals.
  • the top layer or shrink material may be an inorganic layer such as a dielectric material, or it may be organic such as a crosslinkable polymeric material.
  • Dielectric shrink materials are described in US 5,863,707, and comprise silicon oxide, silicon nitride, silicon oxynitride, spin on material or chemical vapor deposited material.
  • Organic polymeric coatings are described in US 5,858,620, where such coatings undergo a crosslinking reaction in the presence of an acid, thereby adhering to the photoresist surface, but are removed where the top shrink coating has not been crosslinked.
  • US 5,858,620 discloses a method of manufacturing a semiconductor device, where the substrate has a patterned photoresist which is coated with a top layer, the photoresist is then exposed to light and heated so that the photogenerated acid in the photoresist diffuses through the top layer and can then crosslink the top layer.
  • the extent to which the acid diffuses through the top coat determines the thickness of the crosslinked layer.
  • the portion of the top layer that is not crosslinked is removed using a solution that can dissolve the polymer.
  • US 5,858,620 discloses the top coat removal solution as being water or an aqueous solution of tetramethylammonium hydroxide.
  • the narrower spaces allow denser circuitry with faster switching speed to be defined with the microelectronic device.
  • the present invention relates to a process of coating a shrink material on top of an imaged photoresist, selectively crosslinking a portion of this layer, and removing the uncrosslinked portion of the layer with a removal solution, thereby reducing the space between the photoresist features, further, where the solution for removal of the uncrosslinked shrink material comprises an aqueous solution of a surfactant, particularly an anionic surfactant. It has been unexpectedly found that the use of this novel removal solution leads to improved pattern definition, higher resolution and improved cleanliness of the space between the imaged photoresist pattern.
  • the present invention relates to a process for manufacturing a microelectronic device, comprising providing a substrate with a photoresist image, coating the photoresist image with a shrink material, insolubilizing a portion of the shrink material in contact with the photoresist image, removing a portion of the shrink material which is not insolubilized with a removal solution, further where the removal solution comprises an aqueous solution of a surfactant.
  • the surfactant is a nonionic surfactant, and more preferably an anionic surfactant, and even more preferably an anionic surfactant with an aliphatic chain having greater than 7 carbon atoms.
  • the present invention relates to a process for manufacturing a microelectronic device, comprising forming a layer of shrink material on top of an imaged photoresist, crosslinking a portion of the shrink material near the photoresist interface, and removing the soluble portion with the removing solution, where the removing solution comprises an aqueous solution of a surfactant, preferably a nonionic surfactant, and more preferably an anionic surfactant, and even more preferably an anionic surfactant with an aliphatic chain having greater than 7 carbon atoms.
  • a surfactant preferably a nonionic surfactant, and more preferably an anionic surfactant, and even more preferably an anionic surfactant with an aliphatic chain having greater than 7 carbon atoms.
  • An imaged pattern of photoresist is formed on a substrate according to processes well-known to those skilled in the art.
  • Photoresists can be any of the types used in the semiconductor industry. There are two types of photoresist compositions, negative- working and positive-working. When negative-working photoresist compositions are exposed image-wise to radiation, the areas of the resist composition exposed to the radiation become less soluble to a developer solution (e.g. a cross-linking reaction occurs) while the unexposed areas of the photoresist coating remain relatively soluble to such a solution. Thus, treatment of an exposed negative-working resist with a developer causes removal of the non-exposed areas of the photoresist coating and the creation of a negative image in the coating, thereby uncovering a desired portion of the underlying substrate surface on which the photoresist composition was deposited.
  • a developer solution e.g. a cross-linking reaction occurs
  • Photoresist resolution is defined as the smallest feature which the resist composition can transfer from the photomask to the substrate with a high degree of image edge acuity after exposure and development. In many manufacturing applications today, resist resolution on the order of less than one micron are necessary. In addition, it is almost always desirable that the developed photoresist wall profiles be near vertical relative to the substrate. Such demarcations between developed and undeveloped areas of the resist coating translate into accurate pattern transfer of the mask image onto the substrate. This becomes even more critical as the push toward miniaturization reduces the critical dimensions on the devices.
  • a photoresist comprises a polymer and a photosensitive compound.
  • photoresist systems are novolak/diazonaphthoquinone, polyhydroxystyrene/onium salts, capped polyhydroxystyrene/onium salts, cycloaliphatic polymers/onium salts, etc. These photoresists are well-known for use at wavelengths ranging from 436nm to 193nm. Any type of photoresist that is capable of forming an image may be used.
  • a photoresist is coated on a substrate, and the photoresist coating is baked to remove substantially all of the coating solvent. The coating is then exposed with the appropriate wavelength of light, and developed with a suitable developer.
  • a shrink material comprising a polymer capable of becoming insoluble in the vicinity of a developed photoresist pattern, e.g., by crosslinking in the presence of an acid, and a solvent, where the solvent dissolves the polymer but not the photoresist, is coated over the substrate with the photoresist pattern.
  • Typical examples of suitable systems for a shrink material that can crosslink in the presence of an acid are disclosed in US 5,858,620, and are polyvinyl acetal, a mixture of polyvinylacetal and methoxy-methylol-urea, a mixture of polyvinylacetal and methoxy- methylol-melamine, a mixture of methoxy-methylol-melamine and polyallyl-amine.
  • Other systems capable of acid induced crosslinking may be used.
  • the surface of the patterned photoresist may contain sufficient acid to induce crosslinking in the shrink material or, if desired, the photoresist may be exposed to generate additional amounts of acid. Alternatively, the photoresist surface may be treated with an acid solution before the shrink material is coated over the photoresist image.
  • the shrink material is then crosslinked, where the time and temperature of the heating step (diffusion bake) is controlled to give a desired thickness for the crosslinker shrink film.
  • Heating temperatures of the diffusion bake can range from about 100 C to about 160 9 C, preferably 110 9 C to about 130 9 C.
  • the thickness of the shrink material that is crosslinked is dependent on the diffusion length of the acid.
  • Flood exposure of the photoresist may be used to generate the acid. If selective exposure is desired then the photoresist may be exposed through a mask, which allows only specific areas to have the crosslinked shrink material, for example, the sides of the photoresist.
  • the exposure dose determines the concentration of acid generated in the photoresist, and thus is an additional controlling factor in determining the final thickness of the -crosslinked shrink film; As the thickness of the crosslinked shrink film increases, the space between the photoresist features becomes smaller, which allows smaller circuit geometries to be defined on the substrate.
  • the residual portion of the shrink material that is not crosslinked is removed using a novel removal solution.
  • the novel removal solution comprises an aqueous solution of a surfactant, which may further comprise an alkali and/or a water-miscible solvent. Examples of an alkali are tetramethyl ammonium hydroxide, tetraethyl ammonium hydroxide, choline or mixtures thereof.
  • Water-miscible solvents are, for example, lower aliphatic alcohols such as ethanol or isopropanol; multifunctional alcohols such as ethylene glycol, propylene glycol, glycerol, or their monomethyl ethers, in particular propylene glycol monomethyl ether (PGME).
  • PGME propylene glycol monomethyl ether
  • Water-soluble nonionic surfactants and anionic surfactants were found to provide good lithographic results. Examples of nonionic surfactants are ethylene oxide/propylene oxide polymers, terminated by alkynyl, fluoroalkyl, or aromatic groups.
  • Anionic surfactants also gave superior lithographic performance, and examples of such surfactants are, salts of longer-chain alkanoic acids, such as laurates, stearates, or heptanoates, salts of alkyl or aralkyl sulfonic acids, such as laurylsulfonic acid, or variously substituted salts of sulfonic acid amides, or the partially or completely fluorinated derivatives of the above classes of compounds.
  • Ammonium, tetramethyl ammonium, tetraethyl ammonium, or other alkyl ammonium ions are useful counterions.
  • the actual composition of the removal solution is dependent on factors such as, the shrink material, the desired lithographic performance, compatibility of materials, production specifications, etc. It was found that for a particular product, AZ ® R200 Coating, the best results were obtained with a removal solution comprising salts with long alkyl chains, particularly those with alkyl chain length greater than 7 carbons. Aliphatic hydrocarbon chains with greater than 7 carbons were particularly useful, since these give better wall profiles, clean development and narrower-space dimensions. —
  • the removal solution is applied on the surface of the substrate in a manner known in the art. Puddle development, immersion development, spray development or any mixtures of these techniques may be used to remove chemical compositions from the substrate. The time and temperature of the removal process is varied to give the best lithographic properties. Desirable lithographic properties being, for example, (a) cleanliness of the substrate after removal of the uncrosslinked shrink material, that is, the substrate is free from insoluble deposits, stringers, bridges, etc, (b) vertical wall angles, and (c) smooth surfaces.
  • the device may be further processed as required. Metals may be deposited in the space, the substrate may be etched, the photoresist may be planarized, etc.
  • Metals may be deposited in the space, the substrate may be etched, the photoresist may be planarized, etc.
  • DUV deep uv
  • the wafers were then coated with the shrink material, AZ ® R200 Coating, a polyvinylalcohol/crosslinker coating (available from Clariant Corporation, Somerville, New Jersey) at a spin speed of 2500 rpm, baked at 85 °C for 70 sec, and baked(diffusion bake) again at 1 10 °C for 70 sec to crosslink the shrink material.
  • the film thickness of the AZ ® R200 layer was determined to be 750 nm on a separate bare silicon monitor wafer. Removal solutions 2-5 were prepared with a concentration of 1weight% of various surfactants in water as listed in Table 1 .
  • the wafers were developed with these removal solutions by manually puddling 20 ml of the removal solution on the wafer for 60 sec, followed by a deionized water rinse.
  • Table 1 compares the effectiveness of removal solutions 1 -5 in reducing space width, cleanliness of development, and sidewall angle.
  • Example 2 A deep uv photoresist based on an acetal-protected poly(4- hydroxystyrene) was applied to silicon wafers, exposed to DUV light through a mask and processed to give isolated space features ranging in space width from 280 to180 nm. The wafers were then coated with AZ ® R200 Coating as described in Example 1 , with the exception that the diffusion bake process was as specified in column 2 of Table 2. The chemical compositions of the experimental removal solutions are given in Table 3. The results of the processes are given in Table 2.
  • the target of this experiment was to find a removal solution that made it possible to achieve a reduction in the printed space width from about 200nm to about 100 nm.
  • the results of the experiment are given in Table 2. It was found that with commercial AZ ® R2 Developer, it was not possible to achieve a shrink to 100 nm space width even if a higher diffusion bake of 120°C for 70 sec was applied. Similarly, water did not provide the needed lithographic performance.
  • a deep uv photoresist based on a copolymer of 4-hydroxystyrene and t-butyl acrylate was applied to silicon wafers, exposed to DUV light through a mask and processed to give isolated space features ranging from 280 to 180 nm.
  • the wafers were then coated with AZ ® R200 Coating as described in Example 1 , with the exceptions that the bake process was as specified in column of Table 4, and the composition of the removal solution is specified in the third column of Table 4.
  • the compositions of the removal solutions are given in Table 3. Results of the experiment are given in the remaining columns of Table 4, where the experimental solutions are compared with the commercial AZ ® R2 Developer.
  • the target of the experiment was to find removal solutions and processing conditions that make it possible to achieve a reduction in space width from 200nm to about 100 nm.
  • the results of the experiment are given in Table 3. It was found that when using AZ ® R200 Coating with AZ ® R2 Developer, although some space shrinkage is obtained, however, it was not possible to achieve a target space shrinkage of 100 nm space width even if a higher diffusion bake of 120°C for 70 sec was applied. Removal solutions, A1 and A2, which are based on an anionic surfactant, show no bridging and give clean development for isolated spaces close to the target. As the concentration of the surfactant was varied the space width that could be achieved also changed. The optimum surfactant concentration varies with the chemical composition of the photoresist and the shrink material.
  • Macol 16 is available from PPG Industries. Surfynol 440 is available from Air Products Corp. Table 4: Comparison of results for different removal solutions for Example 3.
  • a removal solution comprising an aqueous solution of a surfactant.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)

Abstract

The present invention relates to a process for manufacturing a microelectronic device, comprising providing a substrate with a photoresist image, coating the photoresist image with a shrink material, insolubilizing a portion of the shrink material in contact with the photoresist image, removing a portion of the shrink material which is not insolubilized with a removal solution, further where the removal solution comprises an aqueous solution of a surfactant.

Description

Description
Process for Manufacturing a Microelectronic Device
Technical Field
The present invention relates to a process for making an image on a substrate and a composition for developing such an image. Background Art
The densification of integrated circuits in semiconductor technology has been accompanied by a need to manufacture very fine interconnections within these integrated circuits. Ultra-fine patterns are typically created by forming patterns in a photoresist coating using photolithographic techniques. Generally, in these processes, a thin coating of a film of a photoresist composition is first applied to a substrate material, such as silicon wafers used for making integrated circuits. The coated substrate is then baked to evaporate any solvent in the photoresist composition and to fix the coating onto the substrate. The baked coated surface of the substrate is next subjected to an image-wise exposure to radiation. This radiation exposure causes a chemical transformation in the exposed areas of the coated surface. Visible light, ultraviolet (UV) light, electron beam and X-ray radiant energy are radiation types commonly used today in microlithographic processes. After this image- wise exposure, the coated substrate is treated with a developer solution to dissolve and remove either the radiation-exposed or the unexposed areas of the photoresist.
Miniaturization of integrated circuits requires the printing of narrower and narrower dimensions within the photoresist. Various technologies have been developed to shrink the photoresist dimensions, examples of such technologies are, multilevel coatings, anti reflective coatings, phase-shift masks, photoresists which are sensitive at shorter and shorter wavelengths, etc. One important process for printing smaller dimensions relies on the technique of forming a thin layer on top of the image of the photoresist, which widens the photoresist image but reduces the dimension of the space between adjacent photoresist patterns. This narrowed space can be used to etch and define the substrate or be used to deposit materials, such as metals. This bilevel technique allows much smaller dimensions to be defined as part of the manufacturing process for microelectronic devices, without the necessity of reformulating new photoresist chemistries. The top layer or shrink material may be an inorganic layer such as a dielectric material, or it may be organic such as a crosslinkable polymeric material.
Dielectric shrink materials are described in US 5,863,707, and comprise silicon oxide, silicon nitride, silicon oxynitride, spin on material or chemical vapor deposited material. Organic polymeric coatings are described in US 5,858,620, where such coatings undergo a crosslinking reaction in the presence of an acid, thereby adhering to the photoresist surface, but are removed where the top shrink coating has not been crosslinked. US 5,858,620 discloses a method of manufacturing a semiconductor device, where the substrate has a patterned photoresist which is coated with a top layer, the photoresist is then exposed to light and heated so that the photogenerated acid in the photoresist diffuses through the top layer and can then crosslink the top layer. The extent to which the acid diffuses through the top coat determines the thickness of the crosslinked layer. The portion of the top layer that is not crosslinked is removed using a solution that can dissolve the polymer. US 5,858,620 discloses the top coat removal solution as being water or an aqueous solution of tetramethylammonium hydroxide.
It is critical to the performance of a microelectronic device which has been manufactured using a top shrink material that the open spaces in the photoresist layer be extremely clean after the removal of the uncrosslinked material. Any residues left on the device can lead to defects and reduction in device yield.
If pure water is used as a removal solution, it is found that there is a strong tendency to form scum and photoresist residues in the spaces between the photoresist resist features. Another approach has been to use mixtures of water and organic water-miscible solvents, e.g., isopropanol. In the present invention, it has been surprisingly found that aqueous solutions of surfactants, particularly, anionic surfactants, are more selective in the removal of the insoluble part of the top layer, with the result that the open spaces are smaller, and furthermore, cleaner than is possible with water or mixtures of water and tetramethylammonium hydroxide or water-miscible solvents. The narrower spaces allow denser circuitry with faster switching speed to be defined with the microelectronic device. The present invention relates to a process of coating a shrink material on top of an imaged photoresist, selectively crosslinking a portion of this layer, and removing the uncrosslinked portion of the layer with a removal solution, thereby reducing the space between the photoresist features, further, where the solution for removal of the uncrosslinked shrink material comprises an aqueous solution of a surfactant, particularly an anionic surfactant. It has been unexpectedly found that the use of this novel removal solution leads to improved pattern definition, higher resolution and improved cleanliness of the space between the imaged photoresist pattern.
Summary of the Invention
The present invention relates to a process for manufacturing a microelectronic device, comprising providing a substrate with a photoresist image, coating the photoresist image with a shrink material, insolubilizing a portion of the shrink material in contact with the photoresist image, removing a portion of the shrink material which is not insolubilized with a removal solution, further where the removal solution comprises an aqueous solution of a surfactant. Preferably the surfactant is a nonionic surfactant, and more preferably an anionic surfactant, and even more preferably an anionic surfactant with an aliphatic chain having greater than 7 carbon atoms.
Description of the Invention
The present invention relates to a process for manufacturing a microelectronic device, comprising forming a layer of shrink material on top of an imaged photoresist, crosslinking a portion of the shrink material near the photoresist interface, and removing the soluble portion with the removing solution, where the removing solution comprises an aqueous solution of a surfactant, preferably a nonionic surfactant, and more preferably an anionic surfactant, and even more preferably an anionic surfactant with an aliphatic chain having greater than 7 carbon atoms.
An imaged pattern of photoresist is formed on a substrate according to processes well-known to those skilled in the art.
Photoresists can be any of the types used in the semiconductor industry. There are two types of photoresist compositions, negative- working and positive-working. When negative-working photoresist compositions are exposed image-wise to radiation, the areas of the resist composition exposed to the radiation become less soluble to a developer solution (e.g. a cross-linking reaction occurs) while the unexposed areas of the photoresist coating remain relatively soluble to such a solution. Thus, treatment of an exposed negative-working resist with a developer causes removal of the non-exposed areas of the photoresist coating and the creation of a negative image in the coating, thereby uncovering a desired portion of the underlying substrate surface on which the photoresist composition was deposited. On the other hand, when positive-working photoresist compositions are exposed image-wise to radiation, those areas of the photoresist composition exposed to the radiation become more soluble to the developer solution (e.g. a rearrangement reaction occurs) while those areas not exposed remain relatively insoluble to the developer solution. Thus, treatment of an exposed positive-working photoresist with the developer causes removal of the exposed areas of the coating and the creation of a positive image in the photoresist coating. Again, a desired portion of the underlying surface is uncovered.
Positive working photoresist compositions are currently favored over negative working photo resists because the former generally have better resolution capabilities and pattern transfer characteristics. Photoresist resolution is defined as the smallest feature which the resist composition can transfer from the photomask to the substrate with a high degree of image edge acuity after exposure and development. In many manufacturing applications today, resist resolution on the order of less than one micron are necessary. In addition, it is almost always desirable that the developed photoresist wall profiles be near vertical relative to the substrate. Such demarcations between developed and undeveloped areas of the resist coating translate into accurate pattern transfer of the mask image onto the substrate. This becomes even more critical as the push toward miniaturization reduces the critical dimensions on the devices.
Generally, a photoresist comprises a polymer and a photosensitive compound. Examples of photoresist systems, without limitation, are novolak/diazonaphthoquinone, polyhydroxystyrene/onium salts, capped polyhydroxystyrene/onium salts, cycloaliphatic polymers/onium salts, etc. These photoresists are well-known for use at wavelengths ranging from 436nm to 193nm. Any type of photoresist that is capable of forming an image may be used. A photoresist is coated on a substrate, and the photoresist coating is baked to remove substantially all of the coating solvent. The coating is then exposed with the appropriate wavelength of light, and developed with a suitable developer. Once a photoresist pattern is defined on the substrate, a shrink material comprising a polymer capable of becoming insoluble in the vicinity of a developed photoresist pattern, e.g., by crosslinking in the presence of an acid, and a solvent, where the solvent dissolves the polymer but not the photoresist, is coated over the substrate with the photoresist pattern. Typical examples of suitable systems for a shrink material that can crosslink in the presence of an acid are disclosed in US 5,858,620, and are polyvinyl acetal, a mixture of polyvinylacetal and methoxy-methylol-urea, a mixture of polyvinylacetal and methoxy- methylol-melamine, a mixture of methoxy-methylol-melamine and polyallyl-amine. Other systems capable of acid induced crosslinking may be used. The surface of the patterned photoresist may contain sufficient acid to induce crosslinking in the shrink material or, if desired, the photoresist may be exposed to generate additional amounts of acid. Alternatively, the photoresist surface may be treated with an acid solution before the shrink material is coated over the photoresist image. The shrink material is then crosslinked, where the time and temperature of the heating step (diffusion bake) is controlled to give a desired thickness for the crosslinker shrink film. Heating temperatures of the diffusion bake can range from about 100 C to about 1609C, preferably 1109C to about 1309C. The thickness of the shrink material that is crosslinked is dependent on the diffusion length of the acid. Flood exposure of the photoresist may be used to generate the acid. If selective exposure is desired then the photoresist may be exposed through a mask, which allows only specific areas to have the crosslinked shrink material, for example, the sides of the photoresist. The exposure dose determines the concentration of acid generated in the photoresist, and thus is an additional controlling factor in determining the final thickness of the -crosslinked shrink film; As the thickness of the crosslinked shrink film increases, the space between the photoresist features becomes smaller, which allows smaller circuit geometries to be defined on the substrate. The residual portion of the shrink material that is not crosslinked is removed using a novel removal solution. The novel removal solution comprises an aqueous solution of a surfactant, which may further comprise an alkali and/or a water-miscible solvent. Examples of an alkali are tetramethyl ammonium hydroxide, tetraethyl ammonium hydroxide, choline or mixtures thereof. Water-miscible solvents are, for example, lower aliphatic alcohols such as ethanol or isopropanol; multifunctional alcohols such as ethylene glycol, propylene glycol, glycerol, or their monomethyl ethers, in particular propylene glycol monomethyl ether (PGME). Water-soluble nonionic surfactants and anionic surfactants were found to provide good lithographic results. Examples of nonionic surfactants are ethylene oxide/propylene oxide polymers, terminated by alkynyl, fluoroalkyl, or aromatic groups. Anionic surfactants also gave superior lithographic performance, and examples of such surfactants are, salts of longer-chain alkanoic acids, such as laurates, stearates, or heptanoates, salts of alkyl or aralkyl sulfonic acids, such as laurylsulfonic acid, or variously substituted salts of sulfonic acid amides, or the partially or completely fluorinated derivatives of the above classes of compounds. Ammonium, tetramethyl ammonium, tetraethyl ammonium, or other alkyl ammonium ions are useful counterions. The actual composition of the removal solution is dependent on factors such as, the shrink material, the desired lithographic performance, compatibility of materials, production specifications, etc. It was found that for a particular product, AZ®R200 Coating, the best results were obtained with a removal solution comprising salts with long alkyl chains, particularly those with alkyl chain length greater than 7 carbons. Aliphatic hydrocarbon chains with greater than 7 carbons were particularly useful, since these give better wall profiles, clean development and narrower-space dimensions. —
The removal solution is applied on the surface of the substrate in a manner known in the art. Puddle development, immersion development, spray development or any mixtures of these techniques may be used to remove chemical compositions from the substrate. The time and temperature of the removal process is varied to give the best lithographic properties. Desirable lithographic properties being, for example, (a) cleanliness of the substrate after removal of the uncrosslinked shrink material, that is, the substrate is free from insoluble deposits, stringers, bridges, etc, (b) vertical wall angles, and (c) smooth surfaces.
At current resolution targets it is desirable to obtain a space reduction between photoresist features of from about 70nm to about 100nm. The exact space width reduction requirement is highly dependent on the type of microelectronic devices being manufactured.
Once the desired narrow space is formed as defined by the process described above, the device may be further processed as required. Metals may be deposited in the space, the substrate may be etched, the photoresist may be planarized, etc. The following specific examples will provide detailed illustrations of the methods of producing and utilizing compositions of the present invention. These examples are not intended, however, to limit or restrict the scope of the invention in any way and should not be construed as providing conditions, parameters or values which must be utilized exclusively in order to practice the present invention.
EXAMPLES
Example 1
AZ®DX™ 3200, a commercial deep uv (DUV) photoresist, available from Clariant Corporation (Somerville, New Jersey), was spin-coated at 1360 rpm onto 6" wafers, baked at 85°C for 90 sec to give a film thickness of 760 nanometers(nm), followed by exposure on an ASML PAS5500/300B DUV stepper set at NA = 0.60 and sigma = 0.6, post exposure baked at 1 15 °C for 90 sec and developed in AZ® MIF300 Developer (2.38% w/w tetramethyl ammonium hydroxide, available from Clariant Corporation, Somerville, New Jersey). 190nm equal line and space structures were found upon inspection after development of the photoresist.
The wafers were then coated with the shrink material, AZ® R200 Coating, a polyvinylalcohol/crosslinker coating (available from Clariant Corporation, Somerville, New Jersey) at a spin speed of 2500 rpm, baked at 85 °C for 70 sec, and baked(diffusion bake) again at 1 10 °C for 70 sec to crosslink the shrink material. The film thickness of the AZ® R200 layer was determined to be 750 nm on a separate bare silicon monitor wafer. Removal solutions 2-5 were prepared with a concentration of 1weight% of various surfactants in water as listed in Table 1 . The wafers were developed with these removal solutions by manually puddling 20 ml of the removal solution on the wafer for 60 sec, followed by a deionized water rinse. Table 1 compares the effectiveness of removal solutions 1 -5 in reducing space width, cleanliness of development, and sidewall angle.
Example 2 A deep uv photoresist based on an acetal-protected poly(4- hydroxystyrene) was applied to silicon wafers, exposed to DUV light through a mask and processed to give isolated space features ranging in space width from 280 to180 nm. The wafers were then coated with AZ®R200 Coating as described in Example 1 , with the exception that the diffusion bake process was as specified in column 2 of Table 2. The chemical compositions of the experimental removal solutions are given in Table 3. The results of the processes are given in Table 2.
The target of this experiment was to find a removal solution that made it possible to achieve a reduction in the printed space width from about 200nm to about 100 nm. The results of the experiment are given in Table 2. It was found that with commercial AZ®R2 Developer, it was not possible to achieve a shrink to 100 nm space width even if a higher diffusion bake of 120°C for 70 sec was applied. Similarly, water did not provide the needed lithographic performance.
Only removal solutions with surfactants and with optimized processing conditions provided the required lithographic performance. Removal solution with an anionic surfactant made it possible to consistently print isolated spaces close to the target. The investigation of the performance as a function of the diffusion bake (experiments 11-13) shows that the process also has good temperature latitude.
Example 3:
A deep uv photoresist based on a copolymer of 4-hydroxystyrene and t-butyl acrylate was applied to silicon wafers, exposed to DUV light through a mask and processed to give isolated space features ranging from 280 to 180 nm. The wafers were then coated with AZ®R200 Coating as described in Example 1 , with the exceptions that the bake process was as specified in column of Table 4, and the composition of the removal solution is specified in the third column of Table 4. The compositions of the removal solutions are given in Table 3. Results of the experiment are given in the remaining columns of Table 4, where the experimental solutions are compared with the commercial AZ®R2 Developer. The target of the experiment was to find removal solutions and processing conditions that make it possible to achieve a reduction in space width from 200nm to about 100 nm. The results of the experiment are given in Table 3. It was found that when using AZ®R200 Coating with AZ®R2 Developer, although some space shrinkage is obtained, however, it was not possible to achieve a target space shrinkage of 100 nm space width even if a higher diffusion bake of 120°C for 70 sec was applied. Removal solutions, A1 and A2, which are based on an anionic surfactant, show no bridging and give clean development for isolated spaces close to the target. As the concentration of the surfactant was varied the space width that could be achieved also changed. The optimum surfactant concentration varies with the chemical composition of the photoresist and the shrink material.
Table 1 : Comparison of results for different removal solutions for Example 1.
AZ®R2 Developer: 5 wt% isopropanol in water TMA: tetramethyl ammonium, ALS: ammonium lauryl sulfate Table 2: Comparison of results for different removal solutions for Example 2.
Table 3: Composition of the removal solutions
Name Removal Solution Composition
A1 1 ,000 ppm of Sol. 1 in water
A2 50 ppm of Sol. 1 in water
A3 20,000 ppm of Sol. 1 in water
B1 50 ppm w/w Macol 16 surfactant in water
B2 1 ,000 ppm w/w Macol 16 surfactant in water
B3 10,012 ppm w/w Macol 16 surfactant in water
C1 50 ppm w/w Surfynol 440 surfactant in water
C2 1 ,000 ppm w/w Surfynol 440 surfactant in water
C3 10,000 ppm w/w Surfynol 440 surfactant in water
D1 B1 : Sol. 2 = 1:1
D2 5% isopropanol in B3
D3 10% isopropanol in B3
Sol. 1 3.5% w/w ALS in 2.38% w/w TMAH in water
Macol 16 is available from PPG Industries. Surfynol 440 is available from Air Products Corp. Table 4: Comparison of results for different removal solutions for Example 3.
8) The process according to claim 1 , further comprising treating the photoresist with an acid solution prior to coating the photoresist with the shrink material.
9) The process according to claim 1 , further comprising heating the shrink material after step b), and thereby insolubilizing a portion of the shrink material.
10) The process according to claim 9, where the heating temperature ranges from 100eC to 160eC.
11) The process according to claim 1 , further where the surfactant is a non-ionic surfactant.
12) The process according to claim 1 , further where the surfactant is an anionic surfactant.
13) The process according to claim 12, further where the anionic surfactant has an alkyl chain greater than 7 carbon atoms.
14) A removal solution comprising an aqueous solution of a surfactant.
15) The removal solution of claim 14, where the surfactant is a nonionic surfactant.
16) The removal solution of claim 14, where the surfactant is an anionic surfactant.
17) The removal solution of claim 16, where the anionic surfactant has an alkyl chain greater than 7 carbon atoms.

Claims

1) A process for manufacturing a microelectronic device, comprising; a) providing a substrate with a photoresist image; b) coating the photoresist image with a shrink material; c) insolubilizing a portion of the shrink material in contact with the photoresist image; d) removing a portion of the shrink material which is not insolubilized with a removal solution, further where the removal solution comprises an aqueous solution of a surfactant.
2) The process according to claim 1 , where the removal solution further comprises an a hydroxide base.
3) The process according to claim 1 , where the removal solution further comprises a water-miscible solvent.
4) The process according to claim 2, where the removal solution further comprises a water-miscible solvent.
5) The process according to claim 1 , further comprising exposing the shrink material after coating the photoresist image.
6) The process according to claim 5, further comprising imagewise exposing the shrink material.
7) The process according to claim 5, further comprising flood exposing the shrink material.
EP01949500A 2000-07-31 2001-07-20 Process for manufacturing a microelectronic device Withdrawn EP1307785A2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US62927900A 2000-07-31 2000-07-31
US629279 2000-07-31
PCT/EP2001/008391 WO2002010858A2 (en) 2000-07-31 2001-07-20 Process for manufacturing a microelectronic device

Publications (1)

Publication Number Publication Date
EP1307785A2 true EP1307785A2 (en) 2003-05-07

Family

ID=24522328

Family Applications (1)

Application Number Title Priority Date Filing Date
EP01949500A Withdrawn EP1307785A2 (en) 2000-07-31 2001-07-20 Process for manufacturing a microelectronic device

Country Status (6)

Country Link
EP (1) EP1307785A2 (en)
JP (1) JP2004505319A (en)
KR (1) KR20030043914A (en)
CN (1) CN1564969A (en)
TW (1) TW536734B (en)
WO (1) WO2002010858A2 (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3850767B2 (en) 2002-07-25 2006-11-29 富士通株式会社 Resist pattern thickening material, resist pattern and manufacturing method thereof, and semiconductor device and manufacturing method thereof
JP3850772B2 (en) * 2002-08-21 2006-11-29 富士通株式会社 Resist pattern thickening material, resist pattern manufacturing method, and semiconductor device manufacturing method
JP3850781B2 (en) * 2002-09-30 2006-11-29 富士通株式会社 Resist pattern thickening material, resist pattern forming method, and semiconductor device manufacturing method
PT1658269E (en) * 2003-06-12 2009-01-09 Abbott Lab Fused compounds that inhibit vanilloid receptor subtype 1 (vr1) receptor
WO2005013011A1 (en) 2003-08-04 2005-02-10 Fujitsu Limited Material for thickening resist pattern, method for producing resist pattern using same, and method for manufacturing semiconductor device
JP4531726B2 (en) * 2006-06-22 2010-08-25 Azエレクトロニックマテリアルズ株式会社 Method for forming miniaturized resist pattern
CN106249540A (en) * 2015-06-03 2016-12-21 陶氏环球技术有限责任公司 Pattern treatment method
TWI617900B (en) * 2015-06-03 2018-03-11 羅門哈斯電子材料有限公司 Pattern treatment methods
KR102678974B1 (en) * 2017-09-22 2024-06-26 도쿄엘렉트론가부시키가이샤 Method for imparting photosensitivity to photoresist using flood exposure
JP2019078810A (en) * 2017-10-20 2019-05-23 メルク、パテント、ゲゼルシャフト、ミット、ベシュレンクテル、ハフツングMerck Patent GmbH Method for producing fine pattern and method for manufacturing display element using the same
JP2019078812A (en) * 2017-10-20 2019-05-23 メルク、パテント、ゲゼルシャフト、ミット、ベシュレンクテル、ハフツングMerck Patent GmbH Method for manufacturing high definition pattern and method for manufacturing display element using the same
KR102011879B1 (en) * 2018-12-28 2019-08-20 영창케미칼 주식회사 Pross liquid for extreme ultraviolet lithography and pattern formation mehtod using the same

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW329539B (en) * 1996-07-05 1998-04-11 Mitsubishi Electric Corp The semiconductor device and its manufacturing method
TW372337B (en) * 1997-03-31 1999-10-21 Mitsubishi Electric Corp Material for forming micropattern and manufacturing method of semiconductor using the material and semiconductor apparatus
US6379659B1 (en) * 1997-11-18 2002-04-30 Takasago International Corporation Keratin fiber strengthening agent and method for strengthening keratin fiber
JP3189773B2 (en) * 1998-01-09 2001-07-16 三菱電機株式会社 Method of forming resist pattern, method of manufacturing semiconductor device using the same, and semiconductor device
JP2000058506A (en) * 1998-08-06 2000-02-25 Mitsubishi Electric Corp Manufacture of semiconductor device and semiconductor device
JP3728945B2 (en) * 1998-10-30 2005-12-21 オルガノ株式会社 Method and apparatus for recovering and reusing developer from photoresist developer waste
JP2001066782A (en) * 1999-08-26 2001-03-16 Mitsubishi Electric Corp Production of semiconductor device and the semiconductor device
JP2001109165A (en) * 1999-10-05 2001-04-20 Clariant (Japan) Kk Performance forming method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO0210858A2 *

Also Published As

Publication number Publication date
TW536734B (en) 2003-06-11
JP2004505319A (en) 2004-02-19
CN1564969A (en) 2005-01-12
WO2002010858A2 (en) 2002-02-07
WO2002010858A3 (en) 2002-08-08
KR20030043914A (en) 2003-06-02

Similar Documents

Publication Publication Date Title
EP1815296B1 (en) A composition for coating over a phtoresist pattern
JP3727335B2 (en) Reduction of metal ions in bottom antireflective coatings for photoresists.
US7846623B2 (en) Resist pattern and reflow technology
US20080044759A1 (en) Fine Pattern Forming Material, Method Of Forming Fine Resist Pattern And Electronic Device
EP0991983A1 (en) Photoresist developer and method of development
WO2000003306A1 (en) Composition for stripping photoresist and organic materials from substrate surfaces
WO1994001807A1 (en) Metal ion reduction in top anti-reflective coatings for photoresists
WO1994015262A1 (en) Process for producing a developer having a low metal ion level
WO2010032710A1 (en) Substrate processing liquid and method for processing resist substrate using same
WO2002010858A2 (en) Process for manufacturing a microelectronic device
KR20050047120A (en) A method for the removal of an imaging layer from a semiconductor substrate stack
KR20030076242A (en) Development defect preventing process and material
WO2004111735A1 (en) Micropattern formation material and method of micropattern formation
JP3789138B2 (en) Method for reducing mixed metal ions in a photoresist composition containing an organic polar solvent by ion exchange
WO2007030918A1 (en) High sensitivity electron beam resist processing
EP1208408A1 (en) Antireflective coating material for photoresists
EP0904568B1 (en) Metal ion reduction of aminoaromatic chromophores and their use in the synthesis of low metal bottom anti-reflective coatings for photoresists
US5830990A (en) Low metals perfluorooctanoic acid and top anti-reflective coatings for photoresists
JP3135585B2 (en) Positive photoresist composition containing 2,4-dinitro-1-naphthol
JP2002539505A (en) Method of manufacturing pattern suitable for forming semi-micro width metal line
Radak Department Physics Iran University of Science and Technology, Tehran* Responsible author: m_radak@ physics. iust. ac. ir

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20030228

AK Designated contracting states

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: AZ ELECTRONIC MATERIALS USA CORP.

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Effective date: 20060929