CN203691234U - Dual output bus type high-gain converter based on coupling inductor voltage multiplying structure - Google Patents
Dual output bus type high-gain converter based on coupling inductor voltage multiplying structure Download PDFInfo
- Publication number
- CN203691234U CN203691234U CN201420044588.6U CN201420044588U CN203691234U CN 203691234 U CN203691234 U CN 203691234U CN 201420044588 U CN201420044588 U CN 201420044588U CN 203691234 U CN203691234 U CN 203691234U
- Authority
- CN
- China
- Prior art keywords
- diode
- capacitor
- switch pipe
- switching tube
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Images
Landscapes
- Dc-Dc Converters (AREA)
Abstract
The utility model discloses a dual output bus type high-gain converter based on a coupling inductor voltage multiplying structure, which comprises a main switching tube device S, a clamping switching tube Sc, two free-wheel diodes Dr1, Dr2, two output diodes Do1, Do2, a clamping capacitor Cc, two switching tube capacitors C1, C2, two energy storage capacitors Co1, Co2, and a coupling inductor with two windings. High gain under a normal duty ratio is realized by using the coupling inductor voltage multiplying structure, and the voltage stress of the main switching tube device S is reduced; voltage overshoot generated when a main switching tube is turned off is effectively suppressed by using an active clamping circuit structure, and energy stored in an leakage inductor is recycled and stored; zero-voltage conduction of the main switching tube device and the clamping switching tube is realized by using the leakage inductor Lk of the coupling inductor; and the voltage stress of the first output diode Do1 and the voltage stress of the second output diode Do2 are enabled to be smaller than output voltage by using the switching tube capacitor C1, the switching tube capacitor C2, the first energy storage capacitor Co1 and the second energy storage capacitor Co2.
Description
Technical field
The utility model relates to DC-DC converter, is a kind of dual output bus type high-gain converter of realizing based on coupling inductance times laminated structure specifically.
Background technology
In the last few years, along with the further aggravation of energy crisis, the development of regenerative resource and application were more and more subject to the extensive concern of countries in the world.In renewable energy system, the electric energy that many regenerative resources are sent is all the direct current that voltage is lower, and need to grid transmission the direct current that voltage is higher, therefore need DC-to-DC converter that low voltage and direct current is converted to and is applicable to grid-connected high-voltage direct-current electricity, meanwhile, for personal safety aspect is considered, there is the requirement of electrical isolation many application scenarios.So low input ripple, high-gain, high efficiency isolated converter have important effect in regenerative resource is generated electricity by way of merging two or more grid systems field.
In practice, traditional Boost circuit cannot complete high step-up ratio and high efficiency conversion requirement.First, high step-up ratio needs high duty ratio, can cause so larger output diode current spike, causes larger reverse recovery current, has increased switching tube conduction loss.The second, the voltage stress of switching tube equates with output voltage, therefore can only select high withstand voltage power device, has further increased conduction loss.Finally, switching tube and diode are all operated in hard switching environment, and switching loss is larger.
High-gain converter topologies based on coupling inductance is day by day ripe.The topology of this type, by utilizing coupling inductance, for step-up ratio provides new control freedom degree, has reduced the voltage stress of power device simultaneously.But the voltage stress that these topological major defects are output diode is bigger than normal.
Summary of the invention
The purpose of this utility model is to provide a kind of dual output bus type high-gain converter based on coupling inductance times laminated structure, switch tube voltage stress is little and be soft open-minded, the simple in structure active-clamp dual output bus type high-gain converter of realizing based on coupling inductance times laminated structure.
The technical solution that realizes the utility model object is: a kind of dual output bus type high-gain converter based on coupling inductance times laminated structure, comprising: one provides the power supply V of electric energy
in; Coupling inductance, can regard as under ideal transformer by magnetizing inductance L in equivalence
mwith former limit leakage inductance L
kcomposition, is mainly used in storing electric charge, realizes LC resonant circuit and to the discharging and recharging of other circuit structure, one end of coupling inductance and power supply V
inforward end be connected, the other end of coupling inductance and former limit leakage inductance L
kbe connected.
Main switch circuit, is mainly used in the control to contactor state, coordinates other circuit structure to realize the output of high-gain DC voltage, and wherein main switching device is enhancement mode N-type metal-oxide-semiconductor, the former limit leakage inductance L of the drain electrode of main switching device S and coupling inductance
kone end is connected, and source electrode is connected with zero reference potential GND, and grid connects external control unit.
Clamp circuit, be mainly used in the voltage overshoot producing while suppressing main switching device S shutoff, and the recyclable energy being stored in leakage inductance, comprise a clamp switch pipe Sc and a clamping capacitance Cc, wherein the source electrode of clamp switch pipe Sc is connected with the drain electrode of main switching device S, the drain electrode of clamp switch pipe Sc is connected with one end of clamping capacitance Cc, the other end of clamping capacitance Cc is connected with zero reference potential GND, and the grid of clamp switch pipe Sc connects the external control unit for controlling its turn-on and turn-off.
Coupling inductance times laminated structure, the main high-gain with realizing under conventional duty ratio, thereby reduce the voltage stress of main switching device Sc, and can select low withstand voltage and power device low on-resistance further to reduce conduction loss, comprise coupling inductance secondary side winding L
2, the first switching tube capacitor C
1, second switch pipe capacitor C
2, the first sustained diode
r1with the second sustained diode
r2, wherein coupling inductance secondary side winding L
2one end be connected with the source electrode of clamp switch pipe Sc, coupling inductance secondary side winding L
2the other end and the first switching tube capacitor C
1one end be connected, simultaneously and second switch pipe capacitor C
2one end be connected, the first switching tube capacitor C
1the other end and the first sustained diode
r1negative electrode be connected, second switch pipe capacitor C
2the other end and the second sustained diode
r2anode be connected, the first sustained diode
r1anode second and sustained diode
r2negative electrode be connected, simultaneously the first sustained diode
r1anode and the second sustained diode
r2the connected common node of negative electrode be connected with zero reference potential GND.
Dual output circuit structure, there is mid point zero potential in sort circuit structure, provides advantage for rear one-level realizes multi-level inverse conversion, comprises the first output diode D
o1, the second output diode D
o2, the first storage capacitor C
o1, the second storage capacitor C
o2, the first equivalent load R
o1with the second equivalent load R
o2, wherein the first output diode D
o1anode and sustained diode
r1negative electrode be connected, simultaneously and the first switching tube capacitor C
1one end be connected, the first output diode D
o1negative electrode and the first storage capacitor C
o1positive pole be connected, the second output diode D
o2negative electrode and sustained diode
r2anode be connected, simultaneously and second switch pipe capacitor C
2one end be connected, the second output diode D
o2anode and the second storage capacitor C
o2negative pole be connected, the first storage capacitor C
o1negative pole and the second storage capacitor C
o2positive pole be connected, the first equivalent load R
o1one end and the first storage capacitor C
o1positive pole be connected, the second equivalent load R
o2one end and the second storage capacitor C
o2negative pole be connected, the first equivalent load R
o1the other end and the second equivalent load R
o2the other end be connected, the first equivalent load R
o1with the second equivalent load R
o2connected common point and the first storage capacitor C
o1with the second storage capacitor C
o2connected common point is connected, and this common point is connected with zero reference potential GND.
Main switch circuit is by main switching device S, parasitic capacitance C
swith anti-paralleled diode composition, the drain electrode of master control device S and parasitic capacitance C
sone end be connected, be connected with the negative electrode of anti-paralleled diode simultaneously, source electrode and parasitic capacitance C
sthe other end be connected, be connected with the anode of anti-paralleled diode simultaneously, the grid of main switching device S connects the external control unit that is used for controlling its turn-on and turn-off, wherein anti-paralleled diode can be parasitic anti-paralleled diode or independent anti-paralleled diode.
Clamp switch pipe Sc in clamp circuit comprises an enhancement mode N-type MOSFET and an anti-paralleled diode, the source electrode of clamp switch pipe Sc is connected with the drain electrode of master control device S, be connected with the anode of anti-paralleled diode simultaneously, the drain electrode of clamp switch pipe Sc is connected with the negative electrode of anti-paralleled diode, be connected to zero reference potential GND through clamping capacitance Cc simultaneously, the grid of clamp switch pipe Sc connects the external control unit for controlling its turn-on and turn-off, and wherein anti-paralleled diode is parasitic anti-paralleled diode or independent anti-paralleled diode.
The utility model compared with prior art, its remarkable advantage: (1) the utility model utilizes coupling inductance times laminated structure to realize the high-gain under conventional duty ratio, reduce the voltage stress of main switching device S simultaneously, can select like this power device of low withstand voltage low on-resistance further to reduce conduction loss; (2) utilize active clamping circuir structure can effectively suppress the voltage overshoot producing when main switch turn-offs, and the recyclable energy being stored in leakage inductance; (3) utilize the leakage inductance L of coupling inductance
krealize the no-voltage conducting of main switch and clamp switch pipe, the reverse-recovery problems of diode has also obtained alleviation to a certain degree simultaneously; (4) utilize the switching tube capacitor C in times laminated structure
1, switching tube capacitor C
2with the first storage capacitor C in dual output circuit structure
o1with the second storage capacitor C
o2make the first output diode D
o1, the second output diode D
o2voltage stress be less than output voltage.
Brief description of the drawings
Fig. 1 is the circuit diagram of the dual output bus type high-gain converter of the utility model based on coupling inductance times laminated structure, and wherein n1 represents former limit inductance L
1turn ratio, n2 represents secondary inductance L
2turn ratio.
Fig. 2 is the equivalent circuit diagram of Fig. 1 circuit.
Fig. 3 is converter course of work oscillogram.
Fig. 4 a-Fig. 4 h is the circuit diagram in circuit each stage in a course of work in Fig. 2, and wherein arrow represents current direction, and dotted line represents to disconnect, and represents that no current flows through, and solid line represents to connect, and indicates that electric current flows through.
Embodiment
Below in conjunction with accompanying drawing, the utility model is described in further detail.
In order to realize the high-gain of DC converter, introduce a coupling inductance times laminated structure, by controlling high speed conducting and the shutoff of main switching device S, can be at the secondary inductance L that flows through
2electric current in produce very high di/dt, after dual output circuit structure, producing high gain voltage output, and making output diode (D
o1and D
o2) voltage stress be less than its output voltage; The utility model, by introducing one-level active clamping circuir structure, can effectively suppress the instantaneous surge over voltage of generation in main switching device S drain electrode, utilizes leakage inductance L simultaneously
kdevice for power switching in circuit (main switching device S and clamp switch pipe S are realized
c) no-voltage conducting.
In conjunction with Fig. 1 and Fig. 2, a kind of dual output bus type high-gain converter based on coupling inductance times laminated structure, comprises a power supply V that electric energy is provided
in, coupling inductance, main switch circuit, clamp circuit, coupling inductance times laminated structure and dual output circuit structure.
Coupling inductance, can regard as under ideal transformer by magnetizing inductance L in equivalence
mwith former limit leakage inductance L
kcomposition, is mainly used in storing electric charge, realizes LC resonant circuit and to the discharging and recharging of other circuit structure, one end of coupling inductance is connected with the forward end of power supply Vin, the other end of coupling inductance and former limit leakage inductance L
kbe connected.
Main switch circuit, is mainly used in the control to contactor state, coordinates other circuit structure to realize the output of high-gain DC voltage, and wherein main switching device is enhancement mode N-type metal-oxide-semiconductor, the former limit leakage inductance L of the drain electrode of main switching device S and coupling inductance
kone end is connected, and source electrode is connected with zero reference potential GND, and grid connects external control unit.
Clamp circuit, be mainly used in the voltage overshoot producing while suppressing main switching device S shutoff, and the recyclable energy being stored in leakage inductance, comprise a clamp switch pipe Sc and a clamping capacitance Cc, wherein the source electrode of clamp switch pipe Sc is connected with the drain electrode of main switching device S, the drain electrode of clamp switch pipe Sc is connected with one end of clamping capacitance Cc, the other end of clamping capacitance Cc is connected with zero reference potential GND, and the grid of clamp switch pipe Sc connects the external control unit for controlling its turn-on and turn-off.
Coupling inductance times laminated structure, the main high-gain with realizing under conventional duty ratio, thereby reduce the voltage stress of main switching device Sc, and can select low withstand voltage and power device low on-resistance further to reduce conduction loss, comprise coupling inductance secondary side winding L
2, the first switching tube capacitor C
1, second switch pipe capacitor C
2, the first sustained diode
r1with the second sustained diode
r2, wherein coupling inductance secondary side winding L
2one end be connected with the source electrode of clamp switch pipe Sc, coupling inductance secondary side winding L
2the other end and the first switching tube capacitor C
1one end be connected, simultaneously and second switch pipe capacitor C
2one end be connected, the first switching tube capacitor C
1the other end and the first sustained diode
r1negative electrode be connected, second switch pipe capacitor C
2the other end and the second sustained diode
r2anode be connected, the first sustained diode
r1anode second and sustained diode
r2negative electrode be connected, simultaneously the first sustained diode
r1anode and the second sustained diode
r2the connected common node of negative electrode be connected with zero reference potential GND.
Dual output circuit structure, there is mid point zero potential in sort circuit structure, provides advantage for rear one-level realizes multi-level inverse conversion, comprises the first output diode D
o1, the second output diode D
o2, the first storage capacitor C
o1, the second storage capacitor C
o2, the first equivalent load R
o1with the second equivalent load R
o2, wherein the first output diode D
o1anode and sustained diode
r1negative electrode be connected, simultaneously and the first switching tube capacitor C
1one end be connected, the first output diode D
o1negative electrode and the first storage capacitor C
o1positive pole be connected, the second output diode D
o2negative electrode and sustained diode
r2anode be connected, simultaneously and second switch pipe capacitor C
2one end be connected, the second output diode D
o2anode and the second storage capacitor C
o2negative pole be connected, the first storage capacitor C
o1negative pole and the second storage capacitor C
o2positive pole be connected, the first equivalent load R
o1one end and the first storage capacitor C
o1positive pole be connected, the second equivalent load R
o2one end and the second storage capacitor C
o2negative pole be connected, the first equivalent load R
o1the other end and the second equivalent load R
o2the other end be connected, the first equivalent load R
o1with the second equivalent load R
o2connected common point and the first storage capacitor C
o1with the second storage capacitor C
o2connected common point is connected, and this common point is connected with zero reference potential GND.In this example, the output voltage of circuit is ± 380V.
Main switch circuit is by main switching device S, parasitic capacitance C
swith anti-paralleled diode composition, the drain electrode of master control device S and parasitic capacitance C
sone end be connected, be connected with the negative electrode of anti-paralleled diode simultaneously, source electrode and parasitic capacitance C
sthe other end be connected, be connected with the anode of anti-paralleled diode simultaneously, the grid of main switching device S connects the external control unit that is used for controlling its turn-on and turn-off, wherein anti-paralleled diode can be parasitic anti-paralleled diode or independent anti-paralleled diode.
Clamp switch pipe Sc in clamp circuit comprises an enhancement mode N-type MOSFET and an anti-paralleled diode, the source electrode of clamp switch pipe Sc is connected with the drain electrode of master control device S, be connected with the anode of anti-paralleled diode simultaneously, the drain electrode of clamp switch pipe Sc is connected with the negative electrode of anti-paralleled diode, be connected to zero reference potential GND through clamping capacitance Cc simultaneously, the grid of clamp switch pipe Sc connects the external control unit for controlling its turn-on and turn-off, and wherein anti-paralleled diode is parasitic anti-paralleled diode or independent anti-paralleled diode.
In conjunction with Fig. 3 converter course of work oscillogram and the circuit diagram in Fig. 4 a-Fig. 4 h circuit each stage in a course of work, the course of work of the dual output bus type high-gain converter of the utility model based on coupling inductance times laminated structure in one-period:
At the t of Fig. 3
0-t
1in the stage, the current direction of the utility model implementing circuit and annexation corresponding diagram 4a, at t
1before moment, main switch device S conducting, clamp switch pipe S
cturn-off.Sustained diode
r1with the second output diode D
o2conducting, sustained diode
r2with the second output diode D
o1oppositely cut-off.Power supply V
into magnetizing inductance L
mwith leakage inductance L
kcharging, magnetizing inductance electric current and leakage inductance electric current all approximately linear rise.For just half part of output, coupling inductance secondary is to switching tube capacitor C
1charging; To with negative half part of output, be stored in and close pipe capacitor C
2pass to the second equivalent load R with the energy in coupling inductance secondary
o2.
At the t of Fig. 3
1-t
2stage, the current direction of the utility model implementing circuit and annexation corresponding diagram 4b, main switching device S is at t
1moment turn-offs, parasitic capacitance C
sstart and leakage inductance L
kresonance.Consider L
kcompared with large and C
sless, the drain-source voltage V of main switch device S
dsthe near linear of starting from scratch rises, and turn-off power loss is because the existence of parasitic capacitance Cs decreases.This time zone is extended to V
dsrise to clamping capacitance voltage V
cc.
At the t of Fig. 3
2-t
3in the stage, the current direction of the utility model implementing circuit and annexation corresponding diagram 4c, at t
2moment, the drain-source voltage V of main switch device S
dsreach V
cc, clamp switch pipe S
creverse parasitic diode conducting, V
dsbe clamped to V
cc.Due to clamping capacitance C
cmuch larger than parasitic capacitance C
sso nearly all electric current is all from C
cflow through.T
2after moment, former limit leakage inductance L
kelectric discharge, to clamping capacitance C
ccharge.This stage, leakage inductance current i
lksharply decline, secondary current i
l2also approximately linear declines.
At the t of Fig. 3
3-t
4stage, the current direction of the utility model implementing circuit and annexation corresponding diagram 4d, secondary current i
l2at t
3moment linearity drops to zero, the first sustained diode
r1with the second output diode D
o2oppositely cut-off, the second sustained diode r2 and the first output diode Do1 conducting, now, magnetizing inductance L
mwith former limit leakage inductance L
kelectric discharge simultaneously, former limit leakage inductance electric current is with respect to last stage slow decreasing.For just half part of output, be stored in the first switching tube capacitor C
1pass to the first equivalent load R with the energy in coupling inductance secondary
o1; For negative half part of output, coupling inductance secondary is to second switch pipe capacitor C
2start charging.
At the t of Fig. 3
4-t
5in the stage, the current direction of the utility model implementing circuit and annexation corresponding diagram 4e, at t
4moment, clamp switch pipe S
copen signal and arrive, S
cnow open-minded.Due to last time zone S
cthe conducting of parasitic backward diode, S
crealize no-voltage open-minded.
At the t of Fig. 3
5-t
6stage, the current direction of the utility model implementing circuit and annexation corresponding diagram 4f, clamp switch pipe is at t
5moment turn-offs, parasitic capacitance C
sstart and former limit leakage inductance L
kresonance.Consider L
kcompared with large and C
sless, the drain-source voltage V of main switch device S
dsnear linear declines, clamp switch pipe S
cdrain-source voltage V
cdsnear linear rises.S
cturn-off power loss due to C
sexistence decrease.
At the t of Fig. 3
6-t
7in the stage, the current direction of the utility model implementing circuit and annexation corresponding diagram 4g, at t
6moment, parasitic capacitance C
sthe voltage drop to zero at two ends, the reverse parasitic diode conducting of main switch device S.Parasitic capacitance C
sstart and former limit leakage inductance L
kstop resonance.Former limit leakage inductance L flows through
kcurrent-rising-rate determined by output voltage, simultaneously at t
6moment, the current i of the secondary winding of flowing through
l2start to decline.
At the t of Fig. 3
7-t
8in the stage, the current direction of the utility model implementing circuit and annexation corresponding diagram 4h, at t
7in the moment, main switch device S is open-minded after parasitic diode conducting, and the no-voltage that realizes main switch device S is open-minded.Secondary current i
l2at t
8moment linearity drops to zero, the first sustained diode
r1with the second output diode D
o2conducting, the second sustained diode
r2with the first output diode D
o1oppositely cut-off.T
8after moment, power supply Vin is to magnetizing inductance L
mwith former limit leakage inductance L
kcharging.With respect to stage 7 and stage 8, former limit leakage inductance L now flows through
kelectric current rising.Converter comes back to the stage 1, starts new switch periods.
Claims (3)
1. the dual output bus type high-gain converter based on coupling inductance times laminated structure, is characterized in that: comprising:
One provides the power supply V of electric energy
in;
Coupling inductance, can regard as under ideal transformer by magnetizing inductance L in equivalence
mwith former limit leakage inductance L
kcomposition, is mainly used in storing electric charge, realizes LC resonant circuit and to the discharging and recharging of other circuit structure, one end of coupling inductance and power supply V
inforward end be connected, the other end of coupling inductance and former limit leakage inductance L
kbe connected;
Main switch circuit, is mainly used in the control to contactor state, coordinates other circuit structure to realize the output of high-gain DC voltage, and wherein main switching device is enhancement mode N-type metal-oxide-semiconductor, the former limit leakage inductance L of the drain electrode of main switching device S and coupling inductance
kone end is connected, and source electrode is connected with zero reference potential GND, and grid connects external control unit;
Clamp circuit, be mainly used in the voltage overshoot producing while suppressing main switching device S shutoff, and the recyclable energy being stored in leakage inductance, comprise a clamp switch pipe Sc and a clamping capacitance Cc, wherein the source electrode of clamp switch pipe Sc is connected with the drain electrode of main switching device S, the drain electrode of clamp switch pipe Sc is connected with one end of clamping capacitance Cc, the other end of clamping capacitance Cc is connected with zero reference potential GND, and the grid of clamp switch pipe Sc connects the external control unit for controlling its turn-on and turn-off;
Coupling inductance times laminated structure, the main high-gain with realizing under conventional duty ratio, thereby reduce the voltage stress of main switching device Sc, and can select low withstand voltage and power device low on-resistance further to reduce conduction loss, comprise coupling inductance secondary side winding L
2, the first switching tube capacitor C
1, second switch pipe capacitor C
2, the first sustained diode
r1with the second sustained diode
r2, wherein coupling inductance secondary side winding L
2one end be connected with the source electrode of clamp switch pipe Sc, coupling inductance secondary side winding L
2the other end and the first switching tube capacitor C
1one end be connected, simultaneously and second switch pipe capacitor C
2one end be connected, the first switching tube capacitor C
1the other end and the first sustained diode
r1negative electrode be connected, second switch pipe capacitor C
2the other end and the second sustained diode
r2anode be connected, the first sustained diode
r1anode second and sustained diode
r2negative electrode be connected, simultaneously the first sustained diode
r1anode and the second sustained diode
r2the connected common node of negative electrode be connected with zero reference potential GND;
Dual output circuit structure, there is mid point zero potential in sort circuit structure, provides advantage for rear one-level realizes multi-level inverse conversion, comprises the first output diode D
o1, the second output diode D
o2, the first storage capacitor C
o1, the second storage capacitor C
o2, the first equivalent load R
o1with the second equivalent load R
o2, wherein the first output diode D
o1anode and sustained diode
r1negative electrode be connected, simultaneously and the first switching tube capacitor C
1one end be connected, the first output diode D
o1negative electrode and the first storage capacitor C
o1positive pole be connected, the second output diode D
o2negative electrode and sustained diode
r2anode be connected, simultaneously and second switch pipe capacitor C
2one end be connected, the second output diode D
o2anode and the second storage capacitor C
o2negative pole be connected, the first storage capacitor C
o1negative pole and the second storage capacitor C
o2positive pole be connected, the first equivalent load R
o1one end and the first storage capacitor C
o1positive pole be connected, the second equivalent load R
o2one end and the second storage capacitor C
o2negative pole be connected, the first equivalent load R
o1the other end and the second equivalent load R
o2the other end be connected, the first equivalent load R
o1with the second equivalent load R
o2connected common point and the first storage capacitor C
o1with the second storage capacitor C
o2connected common point is connected, and this common point is connected with zero reference potential GND.
2. the dual output bus type high-gain converter based on coupling inductance times laminated structure according to claim 1, is characterized in that: main switch circuit is by main switching device S, parasitic capacitance C
swith anti-paralleled diode composition, the drain electrode of master control device S and parasitic capacitance C
sone end be connected, be connected with the negative electrode of anti-paralleled diode simultaneously, source electrode and parasitic capacitance C
sthe other end be connected, be connected with the anode of anti-paralleled diode simultaneously, the grid of main switching device S connects the external control unit that is used for controlling its turn-on and turn-off, wherein anti-paralleled diode can be parasitic anti-paralleled diode or independent anti-paralleled diode.
3. the dual output bus type high-gain converter based on coupling inductance times laminated structure according to claim 1, it is characterized in that: the clamp switch pipe Sc in clamp circuit comprises an enhancement mode N-type MOSFET and an anti-paralleled diode, the source electrode of clamp switch pipe Sc is connected with the drain electrode of master control device S, be connected with the anode of anti-paralleled diode simultaneously, the drain electrode of clamp switch pipe Sc is connected with the negative electrode of anti-paralleled diode, be connected to zero reference potential GND through clamping capacitance Cc simultaneously, the grid of clamp switch pipe Sc connects the external control unit for controlling its turn-on and turn-off, wherein anti-paralleled diode is parasitic anti-paralleled diode or independent anti-paralleled diode.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420044588.6U CN203691234U (en) | 2014-01-23 | 2014-01-23 | Dual output bus type high-gain converter based on coupling inductor voltage multiplying structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420044588.6U CN203691234U (en) | 2014-01-23 | 2014-01-23 | Dual output bus type high-gain converter based on coupling inductor voltage multiplying structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203691234U true CN203691234U (en) | 2014-07-02 |
Family
ID=51013090
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201420044588.6U Withdrawn - After Issue CN203691234U (en) | 2014-01-23 | 2014-01-23 | Dual output bus type high-gain converter based on coupling inductor voltage multiplying structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203691234U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103780086A (en) * | 2014-01-23 | 2014-05-07 | 江苏杰瑞科技集团有限责任公司 | Dual-output bus type high-gain converter based on coupling inductor voltage-multiplying structure |
| CN110572045A (en) * | 2019-10-15 | 2019-12-13 | 福州大学 | High-gain DC-DC converter based on double coupling inductors |
-
2014
- 2014-01-23 CN CN201420044588.6U patent/CN203691234U/en not_active Withdrawn - After Issue
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103780086A (en) * | 2014-01-23 | 2014-05-07 | 江苏杰瑞科技集团有限责任公司 | Dual-output bus type high-gain converter based on coupling inductor voltage-multiplying structure |
| CN103780086B (en) * | 2014-01-23 | 2015-12-23 | 江苏杰瑞科技集团有限责任公司 | Based on the dual output bus type high-gain converter of coupling inductance times laminated structure |
| CN110572045A (en) * | 2019-10-15 | 2019-12-13 | 福州大学 | High-gain DC-DC converter based on double coupling inductors |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103780086B (en) | Based on the dual output bus type high-gain converter of coupling inductance times laminated structure | |
| CN203233309U (en) | High-gain high-efficiency boost converter realized by three-winding coupling inductor | |
| CN101714815A (en) | Boost type converter for realizing high-gain voltage multiplication by coupling inductors | |
| CN103929058A (en) | Two-phase interleaved converter based on coupled inductors | |
| CN103095134A (en) | Active network boost converter | |
| CN203859682U (en) | Low-input current ripple single-switch high-gain converter | |
| CN105515377A (en) | Soft switch high gain direct current converter based on coupling inductances and voltage doubling capacitors | |
| CN103997248A (en) | Switch coupling inductance soft switch single-stage boost inverter with high voltage gain | |
| CN203243222U (en) | High-gain converter containing voltage multiplying unit and improved interleaved Boost | |
| CN103746554A (en) | High step-up-ratio converter in bidirectional voltage outputting for photovoltaic module | |
| CN105939112A (en) | High-gain quasi-switch boost DC-DC converter | |
| CN103391001A (en) | High-gain DCDC converter for MPPT link of photovoltaic inverter | |
| CN103051179A (en) | High step-up ratio voltage doubling structure passive lossless clamped converter | |
| TWI455464B (en) | Dc-dc voltage booster circuit and control method thereof | |
| CN203775027U (en) | High-voltage-boost-ratio converter with bidirectional voltage output used for photovoltaic module | |
| CN103066841A (en) | Voltage-multiplying DC converter based on charge pump capacitor | |
| CN103956904A (en) | Fly-back electric power converter topological structure and control method thereof | |
| CN110034681A (en) | A kind of crisscross parallel ZVZCS high boosting DC/DC converter | |
| CN103490615B (en) | A kind of wide gain zeta converter | |
| CN106655839B (en) | Isolated soft switch alternating current-direct current conversion power supply | |
| CN203691234U (en) | Dual output bus type high-gain converter based on coupling inductor voltage multiplying structure | |
| CN103944399A (en) | Low-input-current-ripple single-switch high-gain converter | |
| CN103746556A (en) | High step-up ratio converter for DC (Direct Current) module on basis of coupled inductors | |
| CN103490621B (en) | A kind of wide gain buck-boost converter | |
| CN203039579U (en) | High gain voltage-multiplying structure active lossless clamp converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20140702 Effective date of abandoning: 20151223 |
|
| C25 | Abandonment of patent right or utility model to avoid double patenting |