CN1295903C - A safe system starting method - Google Patents
A safe system starting method Download PDFInfo
- Publication number
- CN1295903C CN1295903C CNB021488258A CN02148825A CN1295903C CN 1295903 C CN1295903 C CN 1295903C CN B021488258 A CNB021488258 A CN B021488258A CN 02148825 A CN02148825 A CN 02148825A CN 1295903 C CN1295903 C CN 1295903C
- Authority
- CN
- China
- Prior art keywords
- chip
- boot program
- logic
- bootrom
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Stored Programmes (AREA)
Abstract
The present invention relates to a method for safely starting systems, and relates to the technical field of starting communication apparatus systems. A Boot program is simultaneously stored in a Bootrom chip and in a Flash chip. The initial address of a CPU is mapped to the Bootrom chip or the Flash chip by system logic in a logic chip. When a system is started, the system enters from the Boot program in the chip. When the chip has failure, the initial address of the CPU is remapped to the other chip by the system logic. When the system is started, the system enters from the Boot program in the chip to which the initial address of the CPU is remapped. Due to the adoption of the present invention, the Boot program is simultaneously stored in the Bootrom chip and in the Flash chip so that the safe reliability of systems is enhanced.
Description
Technical field
The present invention relates to the communications field, relate in particular to facility communication system start-up technique field.
Technical background
In the communication equipment, system start-up is from carrying out BSP program (operating system, the initialize routine of CPU etc.) beginning, and BSP program and miscellaneous equipment driver are collectively referred to as the Boot program together.The Boot program only leaves a place usually in, and is general in the Bootrom of veneer chip, also may leave in together in the Flash chip of veneer with application program.Along with the complexity of communication network, the application of various means of communication, the Carrier Requirements communication equipment provides the service of high reliability.The normal startup and the execution of Boot program become one of key of communication equipment reliably working.
In the general communication equipment, the Bootrom chip is deposited the Boot program, and the Flash chip is deposited application program.In order to reduce cost, Boot program and application program are all deposited in in a slice Flash chip sometimes.After communication equipment online work, because various situations, Boot program and application program all need to support scalable.
In the communication equipment, the memory location of Boot program and application program all is mapped in different system physical addresses.CPU is with different chip selection signal (CS) the control visit to them.CPUMPC8245 with Motorola is an example, and for the Bootrom chip at Boot program place, MPC8245 deciphers to its allocated physical address through logic by CS0 signal and address bus; For the Flash chip at application program place, MPC8245 directly gives its allocated physical address by the CS2 signal.Usually, CPU has the enabling address, and the initial address of MPC8245 is 0xFFF0, and 0100.
Deposit the Boot program in the Bootrom chip, when depositing application program in the Flash chip, the cpu system of communication equipment designs as Fig. 1.
The cpu system of communication equipment comprises CPU among Fig. 1, MPC8245, Logic device, Bootrom chip and Flash chip, house dog (watchdong) circuit.The Logic device can be field programmable gate array (FPGA), CPLD (CPLD), Erasable Programmable Logic Device various devices such as (EPLD).The BTCS signal is the chip selection signal of Bootrom chip, is obtained through address decoding by CSO and address bus.This watchdog circuit is used for system reset, and when system breaks down can not normally start the time, this watchdog circuit is finished system reset to restart.
The shortcoming of prior art:
1, the single preservation of Boot program.The Boot program is kept at separately in Bootrom chip or the Flash chip, not backup.When Bootrom chip or Flash chip were damaged, system can't start.
2, can not provide recovery after the Boot program upgrade failure.When upgrading Boot program, if the situation of communication system power down, the failure of Boot program upgrade, unless give the burned program of Bootrom this moment again, system can not restart.
Summary of the invention
The purpose of this patent just provides a kind of method of safety startup of system, to solve when the Boot of system default program breaks down the normal problem that starts of system.
A kind of method of safety startup of system, it is characterized in that the Bootrom program is stored in Bootrom chip and Flash chip simultaneously, system logic in the logic chip is mapped to one of said chip to the initial address of CPU, Bootrom program during system start-up from this chip enters, when this chip breaks down, system restart, system logic is remapped to the another one chip to the initial address of CPU, and the Boot program from the chip of this CPU initial address that remaps enters.
The method of described safety startup of system, system logic in the logic chip is mapped to the Bootrom chip to the initial address of CPU, Bootrom program during system start-up from the Bootrom chip enters, when the Bootrom chip breaks down, system logic is mapped to the Flash chip to the initial address of CPU, and the Boot program during system start-up from the Flash chip enters.
Described safety startup of system method, when the Bootrom chip breaks down, the step of system restart.
Described safety startup of system method after the system restart, copies the Boot program in the Flash chip in the Bootrom chip to.
Described safety startup of system method also is included in a register is set in the system logic, and by the logic software setting, the Boot program that enters during with system start-up and the chip at place are set up corresponding relation.
Described logic software setting, be that the default value after register powers on is set to " 0 " or " 1 " is a system banner with " 0 " or " 1 ", the Boot program start of tag system from the Bootrom chip be the Boot program start from the F1ash chip still.
Described corresponding relation is " 0 ": the Boot program start of system from the Bootrom chip; " 1 ": the Boot program start of system from the Flash chip.
Described safety startup of system method may further comprise the steps when system start-up:
A, system power on, and system logic starts a counter, and this counter is provided with threshold value N1;
B, the Boot program start of system from the chip that the CPU initial address is mapped to;
C, when rolling counters forward when this threshold value N1, system logic register default value is set to " 1 ", and continues counting;
D, judge whether correct execution of Boot program, if, enter step e, if not, enter step f;
E, the register default value is re-set as " 0 ", and the termination of security setting up procedure;
F, startup watchdog circuit restart.
Described safety startup of system method also is provided with a threshold value N2, and wherein, N1＜N2 among the described step f, also comprises and judges that whether rolling counters forward surpasses the step of N2, if surpass N2, starts watchdog circuit.
Owing to adopted safety startup of system method of the present invention, the Boot program is arranged in Bootrom chip and the Flash chip simultaneously, makes to be widely used system safety reliability height, because logical device is established the register initial value as long as support powers on, other device is not required simultaneously.In addition, because the physical address of Boot program can be placed in the free space of Flash chip easily by the logic adjustment.
Description of drawings
Fig. 1 is communication equipment cpu system design in the prior art;
Fig. 2 is the cpu system of communication equipment of the present invention;
A flow chart when Fig. 3 is system start-up of the present invention;
Fig. 4 is system logic structure figure of the present invention.
Embodiment
Below in conjunction with Figure of description the specific embodiment of the present invention is described.
Among the present invention, the Boot program is stored in Bootrom chip and the Flash chip simultaneously.Communication equipment just often, the system logic in the logic chip is mapped to the Bootrom chip to the initial address of CPU, the Boot program of system from the Bootrom chip begins to start.When the Bootrom chip damages or wherein Boot program during because of certain reason cisco unity malfunction, system automatically resets, and restarts.This moment, system logic was mapped to the Flash chip to the initial address of CPU, the Boot program start of system from the Flash chip.In fact also can be provided with in opposite mode, the initial address with system default during beginning is mapped to the Flash chip, and when it takes place to adjust to the Bootrom chip again when unusual, reason is the same.
As shown in Figure 2, be the cpu system structure chart of communication equipment among the present invention, wherein, the BTCS signal is the same meaning of this chip select signal among the chip selection signal of Bootrom chip and Fig. 1, the FCS signal is the chip selection signal of Flash chip.
When damage of Bootrom chip or Boot program cisco unity malfunction wherein, the Boot program start of system from the Flash chip.At this moment BTCS invalidating signal, the work of FCS signal.The FCS signal is deciphered through logic by CS0 signal and address bus and is obtained.This moment communication equipment system start-up address 0xFFF0,0100 physically is mapped in the Flash chip.After the system start-up, the Boot program among the Flash will be copied in the Bootrom chip.
After the Boot program executed, the application program in the Flash chip began to carry out, and this moment, the FCS signal was directly obtained by the CS2 signal.
Key of the present invention is except that power up, in other system reset process, does not reset with the startup related register in the system logic.A register boot being arranged in the system logic, be provided with by logical design software (as MAXPLUXII), the default value after boot is powered on is ' 0 '.
Wherein, the meaning of boot is done following setting:
Put ' 0 ': the Boot program start of system from the Bootrom chip;
Put ' 1 ': the Bootrom chip damages or Boot program cisco unity malfunction wherein, the Boot program start of system from the Flash chip.
In fact, above-mentioned set-up mode can be provided with according to opposite mode fully, such as:
Put ' 1 ': the Boot program start of system from the Bootrom chip;
Put ' 0 ': the Bootrom chip damages or Boot program cisco unity malfunction wherein, the Boot program start of system from the Flash chip.
This is the setting of simple system, needn't describe in detail at this.In the present embodiment, still select the general set-up mode of General System personnel, i.e. first kind of set-up mode in front, system establishes reset and is the Boot program start from the Bootrom chip.
As shown in Figure 4, as can be seen, the present invention mainly may further comprise the steps when system start-up:
A, system power on, and system logic starts a counter, and this counter is provided with threshold value N1;
When communication equipment powers on, the value among the register boot be default value ' 0 ', the expression system should be from the Boot program start the Bootrom chip.The adjoint system power up, system logic starts a counter count1, begins counting.The clock of count1 is a system clock, is the input clock of MPC8245 in the present invention, 33MHz.The present invention is provided with a threshold value N1 by this counter, is used for control system normal start-up time, and N1 is set to 0.1s here.
B, the Boot program start of system from the chip that the CPU initial address is mapped to;
C, when rolling counters forward when this threshold value 0.1, system logic register default value is set to " 1 ", and continues counting;
When count1 count down to 0.1s, system logic puts register boot and is ' 1 '.
D, judge whether correct execution of Boot program, if, enter step e, if not, enter step f;
If communication equipment is normal, it is effective to start back BTCS signal, and the Boot program is carried out.
E, the register default value is re-set as " 0 ", and the termination of security setting up procedure;
Boot program 0.1s～1.6s after system start-up in the time with boot is ' 0 again clearly ', the expression system works smoothly.After the Boot program was carried out, effective by the FCS signal that the CS2 signal produces, the application program in the Flash chip was carried out, and this is the normal start-up course of communication equipment.
F, startup watchdog circuit restart.
Here also be set the start-up time of a threshold value N2 as watchdog circuit, can be set to N2=1.6s,
Boot program start when system from the Bootrom chip, and the Bootrom chip damages or Boot program cisco unity malfunction wherein, when then arriving communication device initiated 1.6s, register boot value is ' 1 '.This moment the watchdog circuit start, system reset.Because the value of boot does not change in the hot reset process, system reset again the value of back boot remain ' 1 ', so the Boot program start of system from the Flash chip.System logic relevant portion such as Fig. 4.
Technical scheme of the present invention compared with prior art, has following technique effect:
1, reliability height.The present invention does not introduce new unit when solving the facility communication system clean boot, do not introduce new input signal yet.All Primary Components are all had by common communication system.
2, be widely used.In general general CPU, can adopt the present invention.Logical device does not require other device as long as supporting to power on establishes the register initial value.
3, flexible design.The physical address of Boot program can be placed in the free space of Flash chip easily by the logic adjustment.Change by software, the present invention also can revert to general traffic system design flexibly.
The above; only for the preferable embodiment of the present invention, but protection scope of the present invention is not limited thereto, and anyly is familiar with those skilled in the art in the technical scope that the present invention discloses; the variation that can expect easily or replacement all should be encompassed within protection scope of the present invention.Therefore, protection scope of the present invention should be as the criterion with the protection range of claims.
Claims (10)
1, a kind of method of safety startup of system, it is characterized in that the Boot program is stored in Bootrom chip and Flash chip simultaneously, system logic in the logic chip is mapped to one of said chip to the initial address of CPU, Boot program during system start-up from this chip enters, when this chip breaks down, system restart, system logic is remapped to the another one chip to the initial address of CPU, and the Boot program from the chip of this CPU initial address that remaps enters.
2, the method for the system as claimed in claim 1 clean boot, it is characterized in that the system logic in the logic chip is mapped to the Bootrom chip to the initial address of CPU, Boot program during system start-up from the Bootrom chip enters, when the Bootrom chip breaks down, system logic is mapped to the Flash chip to the initial address of CPU, and the Boot program during system start-up from the Flash chip enters.
3, safety startup of system method as claimed in claim 2 is characterized in that, also comprises when the Bootrom chip breaks down the step of system restart.
4, safety startup of system method as claimed in claim 3 is characterized in that described Bootrom failure of chip, is meant the hardware fault or the interior program mal that loads of chip of chip itself.
5, safety startup of system method as claimed in claim 4, it is characterized in that system restart after, the Boot program in the Flash chip is copied in the Bootrom chip.
6, as claim 2,3,4 or 5 described safety startup of system methods, it is characterized in that also being included in a register is set in the system logic, by the logic software setting, the Boot program that enters during with system start-up and the chip at place are set up corresponding relation.
7, safety startup of system method as claimed in claim 6, it is characterized in that described logic software setting, be that default value after register powers on is set to " 0 " or " 1 ", with " 0 " or " 1 " is system banner, and the Boot program start of tag system from the Bootrom chip be the Boot program start from the Flash chip still.
8. safety startup of system method as claimed in claim 7 is characterized in that described corresponding relation is " 0 ": the Boot program start of system from the Bootrom chip; " 1 ": the Boot program start of system from the Flash chip.
9, safety startup of system method as claimed in claim 8 is characterized in that may further comprise the steps when system start-up:
A, system power on, and system logic starts a counter, and this counter is provided with threshold value N1;
B, the Boot program start of system from the chip that the CPU initial address is mapped to;
C, when rolling counters forward when this threshold value N1, system logic register default value is set to " 1 ", and continues counting;
D, judge whether correct execution of Boot program, if, enter step e, if not, enter step f;
E, the register default value is re-set as " 0 ", and the termination of security setting up procedure;
F, startup watchdog circuit restart.
10, safety startup of system method as claimed in claim 9 is characterized in that also being provided with a threshold value N2, and wherein, N1＜N2 among the described step f, also comprises and judges that whether rolling counters forward surpasses the step of N2, if surpass N2, starts watchdog circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB021488258A CN1295903C (en) | 2002-11-18 | 2002-11-18 | A safe system starting method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB021488258A CN1295903C (en) | 2002-11-18 | 2002-11-18 | A safe system starting method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1501621A CN1501621A (en) | 2004-06-02 |
| CN1295903C true CN1295903C (en) | 2007-01-17 |
Family
ID=34233354
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB021488258A Expired - Fee Related CN1295903C (en) | 2002-11-18 | 2002-11-18 | A safe system starting method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1295903C (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100511148C (en) * | 2007-11-12 | 2009-07-08 | 中兴通讯股份有限公司 | CPU system starting method and system |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4769608B2 (en) * | 2006-03-22 | 2011-09-07 | 富士通株式会社 | Information processing apparatus having start verification function |
| CN101178661B (en) * | 2007-12-14 | 2010-06-02 | 华为技术有限公司 | Realization method and apparatus of FLASH integrate BOOTROM |
| CN101499909B (en) * | 2008-02-03 | 2011-05-11 | 中兴通讯股份有限公司 | Single board starting system and method |
| CN101329632B (en) * | 2008-04-30 | 2014-02-19 | 中兴通讯股份有限公司 | Method and apparatus for starting CPU by BOOT |
| CN101894032A (en) * | 2010-06-30 | 2010-11-24 | 中兴通讯股份有限公司 | Method for starting software system of base station, base station and master single board in base station |
| CN103092720B (en) * | 2011-10-31 | 2016-06-08 | 深圳市众鸿科技股份有限公司 | For kernel processing device and the restoration methods of vehicle-mounted terminal |
| CN102402447A (en) * | 2011-12-20 | 2012-04-04 | 杭州华三通信技术有限公司 | Equipment starting method and equipment |
| CN102567129A (en) * | 2011-12-30 | 2012-07-11 | 深圳市大富科技股份有限公司 | Watchdog starting method and corresponding device |
| CN106325911A (en) * | 2015-07-02 | 2017-01-11 | 中兴通讯股份有限公司 | Method and device for implementing BOOTROM upgrade |
| WO2017143513A1 (en) * | 2016-02-23 | 2017-08-31 | 华为技术有限公司 | Method, cpu and single board for starting boot |
| CN106293747A (en) * | 2016-08-12 | 2017-01-04 | 京东方科技集团股份有限公司 | Electronic equipment and the driving method of electronic equipment |
| CN108021392A (en) * | 2016-11-01 | 2018-05-11 | 中芯国际集成电路制造(上海)有限公司 | Processor and its operation execution method |
| CN112306782B (en) * | 2020-11-24 | 2022-04-26 | 中国人民解放军军事科学院国防科技创新研究院 | Debugging test-oriented operating system kernel guiding and loading hardware and method |
| CN113377565B (en) * | 2021-06-10 | 2024-05-28 | 博流智能科技（南京）有限公司 | BOOTROM correction system and method and chip |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1264085A (en) * | 1999-01-25 | 2000-08-23 | 戴尔美国公司 | System and method for starting system of computer system |
| CN1321004A (en) * | 2000-04-25 | 2001-11-07 | 华为技术有限公司 | Method and equipment for swapping active with standby switches |
| US6425079B1 (en) * | 1999-03-31 | 2002-07-23 | Adaptec, Inc. | Universal option ROM BIOS including multiple option BIOS images for multichip support and boot sequence for use therewith |
| CN1371052A (en) * | 2001-02-20 | 2002-09-25 | 技嘉科技股份有限公司 | Autoamtic safe reset method of BIOS storage in computer system |
-
2002
- 2002-11-18 CN CNB021488258A patent/CN1295903C/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1264085A (en) * | 1999-01-25 | 2000-08-23 | 戴尔美国公司 | System and method for starting system of computer system |
| US6425079B1 (en) * | 1999-03-31 | 2002-07-23 | Adaptec, Inc. | Universal option ROM BIOS including multiple option BIOS images for multichip support and boot sequence for use therewith |
| CN1321004A (en) * | 2000-04-25 | 2001-11-07 | 华为技术有限公司 | Method and equipment for swapping active with standby switches |
| CN1371052A (en) * | 2001-02-20 | 2002-09-25 | 技嘉科技股份有限公司 | Autoamtic safe reset method of BIOS storage in computer system |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100511148C (en) * | 2007-11-12 | 2009-07-08 | 中兴通讯股份有限公司 | CPU system starting method and system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1501621A (en) | 2004-06-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1295903C (en) | A safe system starting method | |
| CN1269033C (en) | Method and apparatus to power off and/or reboot logical partitions in data processing system | |
| CN100340982C (en) | After-error recovery method of transmission equipment card software on-line update | |
| CN101056205A (en) | A management method, system and device based on ATCA architecture-based server | |
| CN101047561A (en) | Method for automatic updating of equipment | |
| CN100337197C (en) | Guide program recorder and method for guarantee of online upgrading thereof | |
| CN1808385A (en) | Guide system of embedded system | |
| CN101055533A (en) | Multithreading processor dynamic EMS memory management system and method | |
| CN1834909A (en) | Updating method for distance equipment system software | |
| CN1904842A (en) | Apparatus and method of CMOS parameter setting and maintaining | |
| CN1889041A (en) | Software staging and back spacing method | |
| CN1916861A (en) | Method for modifying configuration information of computer | |
| CN1764117A (en) | Method for sending upgrade software to optical network unit in Ethernet passive optical network | |
| CN100340983C (en) | Method and device for on-line upgrading of programmable logic device | |
| CN1570863A (en) | System and method for remotely loading or upgrading program | |
| CN1491386A (en) | Automatic startup of cluster system after occurrence of recoverable error | |
| CN1294488C (en) | Starting-up switching method of multi-processor computer system | |
| CN1317846C (en) | Method of realizing internal external network physical partition and its device | |
| CN1245686C (en) | Method for loading and synchronizing of software patch for embedded system | |
| CN1842025A (en) | System and method for rescuing object | |
| CN103605559A (en) | KVM (kernel-based virtual machine) virtualized service system and data communication method for same | |
| CN1074148C (en) | Data processing system with error detecting processing function | |
| CN1946035A (en) | Method for managing net element data configuration and net element | |
| CN1722628A (en) | Method and system for equipment switching in communication system | |
| CN101051274A (en) | System and method for realizing multiple CPU loading |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070117 Termination date: 20181118 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |