CN110137165B - 显示器件及其制作方法 - Google Patents

显示器件及其制作方法 Download PDF

Info

Publication number
CN110137165B
CN110137165B CN201910318255.5A CN201910318255A CN110137165B CN 110137165 B CN110137165 B CN 110137165B CN 201910318255 A CN201910318255 A CN 201910318255A CN 110137165 B CN110137165 B CN 110137165B
Authority
CN
China
Prior art keywords
positive electrode
light
emitting element
chip mounting
grooves
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910318255.5A
Other languages
English (en)
Other versions
CN110137165A (zh
Inventor
钟斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Purui Optoelectronics Xiamen Co ltd
Original Assignee
Kaistar Lighting Xiamen Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kaistar Lighting Xiamen Co Ltd filed Critical Kaistar Lighting Xiamen Co Ltd
Priority to CN201910318255.5A priority Critical patent/CN110137165B/zh
Publication of CN110137165A publication Critical patent/CN110137165A/zh
Priority to US16/734,330 priority patent/US11316085B2/en
Application granted granted Critical
Publication of CN110137165B publication Critical patent/CN110137165B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3142—Sealing arrangements between parts, e.g. adhesion promotors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4828—Etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4842—Mechanical treatment, e.g. punching, cutting, deforming, cold welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H01L23/295—Organic, e.g. plastic containing a filler
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
    • H01L25/0753—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/15—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission
    • H01L27/153—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars
    • H01L27/156—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars two-dimensional arrays
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/64—Heat extraction or cooling elements
    • H01L33/647—Heat extraction or cooling elements the elements conducting electric current to or from the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68372—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support a device or wafer when forming electrical connections thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48105—Connecting bonding areas at different heights
    • H01L2224/48106—Connecting bonding areas at different heights the connector being orthogonal to a side surface of the semiconductor or solid-state body, e.g. parallel layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/183—Connection portion, e.g. seal
    • H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008—Processes
    • H01L2933/0033—Processes relating to semiconductor body packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008—Processes
    • H01L2933/0033—Processes relating to semiconductor body packages
    • H01L2933/005—Processes relating to semiconductor body packages relating to encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008—Processes
    • H01L2933/0033—Processes relating to semiconductor body packages
    • H01L2933/0066—Processes relating to semiconductor body packages relating to arrangements for conducting electric current to or from the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008—Processes
    • H01L2933/0033—Processes relating to semiconductor body packages
    • H01L2933/0075—Processes relating to semiconductor body packages relating to heat extraction or cooling elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/52—Encapsulations
    • H01L33/56—Materials, e.g. epoxy or silicone resin

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Led Device Packages (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

本公开提供一种显示器件及其制作方法，所述显示器件包括电路基材、多个发光元件及一封装材料。所述电路基材包括第一表面、与所述第一表面相对的第二表面以及贯穿所述第一表面和第二表面的多个通槽，所述多个通槽呈阶梯形，且将所述电路基材分割成芯片安装区、第一正极、第二正极、第三正极及公共阴极。所述多个发光元件包括沿直线依次安装于所述电路基材的第一发光元件、第二发光元件及第三发光元件，且分别与所述第一正极、第二正极及第三正极通过各焊线电性连接。所述封装材料包覆所述电路基材、所述多个发光元件及所述各焊线。所述显示器件在实现小尺寸的同时，还具有优良性能。

Description

显示器件及其制作方法
技术领域
本公开涉及显示技术领域，尤其涉及一种显示器件及其制作方法。
背景技术
随着显示技术的发展，人们对显示屏的显示效果具有更高的追求，对LED器件也提出了尺寸更小、色彩度更优的要求。然而，现有技术中的CHIP型器件的产品小型化具有较大阻力，一方面是由于CHIP型器件是在一大张BT板上先模压成型，然后用切割机切割成单颗器件，当切割尺寸越小的时候，器件的焊点离产品边缘越近，很容易影响到焊接性能；另一方面是工序中需要预留较多切割的空间，从而减少了固晶、焊线的空间，难以实现产品的小型化。
发明内容
本公开的实施例提供一种显示器件及其制作方法，在实现显示器件小尺寸的同时，还保证了显示器件具有优良的性能。
一方面，本公开实施例提供了一种显示器件，包括电路基材、多个发光元件及一封装材料。所述电路基材包括第一表面、与所述第一表面相对的第二表面以及贯穿所述第一表面和第二表面的多个通槽，所述多个通槽呈阶梯形，且将所述电路基材分割成多个区域，所述多个区域包括芯片安装区、第一正极、第二正极、第三正极及公共阴极。所述多个发光元件包括沿直线依次安装于所述芯片安装区的第一发光元件、第二发光元件及第三发光元件，所述第一发光元件、第二发光元件及第三发光元件分别与所述第一正极、第二正极及第三正极通过各焊线电性连接。所述封装材料包覆所述电路基材、所述多个发光元件及所述各焊线。
在一个实施例中，所述多个通槽暴露在第一表面的开口尺寸大于暴露在第二表面的开口尺寸。
在一个实施例中，所述第一发光元件、第二发光元件及第三发光元件安装于所述第二表面。
在一个实施例中，所述第一发光元件、第二发光元件及第三发光元件分别为红光LED、绿光LED及蓝光LED。
在一个实施例中，所述多个通槽均具有位于第一表面和第二表面之间的台阶面，所述台阶面平行于所述第一表面和第二表面，所述台阶面与第一表面的间距小于 0.05mm，所述第一表面和第二表面的间距小于0.15mm。
在一个实施例中，所述显示器件的长度为0.5mm-0.7mm，宽度为0.5mm-0.7mm，高度为0.5mm-0.6mm。
在一个实施例中，所述芯片安装区与公共阴极相连接。
在一个实施例中，所述第一正极和公共阴极位于所述芯片安装区的一侧，所述第二正极和第三正极位于所述芯片安装区的另一侧。
在一个实施例中，所述封装材料包括树脂基材和掺杂在所述树脂基材中的多个纳米级亚光颗粒。
另一方面，本公开实施例提供了一种如上所述的显示器件的制作方法，包括步骤：
提供导电基材；
蚀刻所述导电基材以形成导电电路，并裁切所述导电基材以获得导电支架，所述导电支架包括多个互相连接的电路基材，每个所述电路基材均包括第一表面、与所述第一表面相对的第二表面以及贯穿所述第一表面和第二表面的多个通槽，所述多个通槽呈阶梯形，所述多个通槽暴露在第一表面的开口尺寸大于暴露在第二表面的开口尺寸，所述多个通槽将所述电路基材分割成多个区域，所述多个区域包括芯片安装区、第一正极、第二正极、第三正极及公共阴极；
在所述第一表面贴覆防渗漏胶带；
在所述第二表面的芯片安装区安装多个发光元件，所述多个发光元件包括沿直线依次排列的第一发光元件、第二发光元件及第三发光元件，且分别与所述第一正极、第二正极及第三正极通过各焊线电性连接；
通过模压机使得封装材料包覆每个所述电路基材、所述多个发光元件及所述各焊线，所述封装材料包括树脂基材和多个纳米级亚光颗粒；
冲裁所述导电支架以分离所述多个电路基材；及
去除所述防渗漏胶带。
上述技术方案中的显示器件或者制造的显示器件在实现小尺寸的同时，还具有良好的性能，例如具有如下优点或有益效果：
第一，通槽为具有台阶面的阶梯槽结构，阶梯槽结构具有三个好处：一是加长了湿气渗入的路径，提高了器件的防湿气能力；二是加大了底部焊盘之间的距离，防止出现连锡短路现象；三是加大了功能区固晶、焊线的作业面积，有助于控制器件的封装品质。
第二，多个发光元件呈直线排列，在配光时有更好匹配性，从而改善了先前技术中发光元件呈“品”字形排列的缺点，保障了在左、右侧观看显示屏时不会出现颜色不一致的现象。
第三，共阴极的设计与共阳极的设计相比更加节能，经实验对比可以节能30％。
第四，电路基材直接沉底，减小了热量的传导路径，大幅提高了显示器件的散热能力。
第五，封装材料中掺杂了纳米级亚光粉，如此具有两个好处：一是当外界的光线入射时，显示器件也不会反射入射光，有效提高了显示屏的对比度；二是纳米级亚光粉可以提高封装材料与电路基材的密着度，还可以提高显示器件的防湿性能。
第六，相对于先前技术来说，本公开的显示器件具有相对简单的材料组成，减少了不同材料之间的应力影响，有助于提升产品品质。
附图说明
为了更清楚地说明本发明实施例的技术方案，下面将对实施例描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1为本公开第一实施例提供的显示器件的结构示意图；
图2为本公开第一实施例提供的显示器件的剖视结构示意图；
图3为本公开第一实施例提供的显示器件的导电基材的第二表面的示意图；
图4为本公开第一实施例提供的显示器件的导电基材的第一表面的示意图；
图5为本公开第二实施例提供的显示器件的制作方法的流程示意图；
图6为本公开第二实施例提供的导电基材的剖视结构示意图；
图7为本公开第二实施例提供的导电支架的平面结构示意图；
图8为本公开第二实施例提供的在电路基材的第一表面贴覆防渗透胶带的剖视结构示意图。
具体实施方式
下面将结合本公开实施例中的附图，对本公开实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本公开一部分实施例，而不是全部的实施例。基于本公开中的实施例，本领域普通技术人员在没有作出创造性劳动前提下所获得的所有其他实施例，都属于本公开保护的范围。
第一实施例
如图1-4所示，本公开第一实施例提供一种显示器件1，包括电路基材10、多个发光元件20及封装材料30。
所述电路基材10包括第一表面101、与所述第一表面101相对的第二表面102以及贯穿所述第一表面101和第二表面102的多个通槽100。所述多个通槽100暴露在第一表面101的开口尺寸大于暴露在第二表面102的开口尺寸。具体地，所述多个通槽100呈阶梯形，即为阶梯槽，具有位于第一表面101和第二表面102之间的台阶面 103(在图3中，特别将台阶面103以斜线表示出)，所述台阶面103平行于所述第一表面101和第二表面102。所述台阶面103与第一表面101的间距小于0.05mm，例如可以为0.043mm。所述第一表面101和第二表面102的间距小于0.15mm，即电路基材 10的厚度小于0.15mm，例如可以为0.127mm。所述电路基材10可以呈长方形，其长、宽为0.5mm-0.7mm，例如为0.6mm。
所述多个通槽100将所述电路基材10分割成多个区域，所述多个区域包括芯片安装区11、第一正极12、第二正极13、第三正极14及公共阴极15。所述芯片安装区11位于电路基材10中部，且于公共阴极15相连接。所述第一正极12和公共阴极15 位于所述芯片安装区11的一侧，所述第二正极13和第三正极14位于所述芯片安装区 11的另一侧。即，第一正极12和第二正极13位于芯片安装区11的相对两侧，第三正极14和公共阴极15也位于芯片安装区11的相对两侧。所述第一正极12、第二正极13及第三正极14的尺寸可以相同。所述第一正极12和第二正极13的间距一般大于两倍的第一正极12的宽度，也大于两倍的第一正极12的长度。例如，在第一正极 12的尺寸为0.12mm*0.17mm时，所述第一正极12和第二正极13的间距可以大于 0.34mm，例如为0.36mm。所述第一正极12和公共阴极15的间距一般大于第一正极 12的长度，而小于两倍的第一正极12的宽度。例如，在第一正极12的尺寸为 0.12mm*0.17mm时，第一正极12和公共阴极15的间距可以为0.22mm。以上数据仅仅是生产设计中的一个举例而已，在具体生产制造时可根据具体情况具体设计产品尺寸。
所述多个发光元件20包括沿直线依次排列的第一发光元件21、第二发光元件22及第三发光元件23，所述第一发光元件21、第二发光元件22及第三发光元件23均安装于所述芯片安装区11，位于所述第二表面102，且分别与所述第一正极12、第二正极13及第三正极14通过各焊线25电性连接。所述第一发光元件21、第二发光元件 22及第三发光元件23例如分别为红光LED、绿光LED及蓝光LED。当然，可以理解的是，所述绿光LED、蓝光LED还与所述公共阴极15也通过焊线25连接，所述红光 LED也与公共阴极15电性连接，电性连接方式不限，例如可通过引脚连接。所述焊线25例如为金线。
所述封装材料30包覆所述电路基材10、安装在所述电路基材10上的所述多个发光元件20及所述各焊线25。所述封装材料30为混合材料，包括树脂基材和均匀缠在在树脂基材中的多个纳米级亚光颗粒。所述树脂基材例如为环氧树脂、硅树脂等，所述纳米级亚光颗粒可以为透光率小于95％的绝缘颗粒，由于纳米级颗粒与树脂基材之间具有充分的界面从而可以增加入射光线的路径，降低混合材料的反射率。所述混合材料的反射率例如小于20％。所述封装材料30的高度小于0.45mm，例如为0.4mm。
所述显示器件1整体尺寸较小，其长度为0.5mm-0.7mm，宽度为0.5mm-0.7mm，高度为0.5mm-0.6mm。例如，显示器件1的尺寸为0.6mm*0.6mm*0.527mm。
本公开的显示器件1具有如下优点：
第一，通槽100为具有台阶面103的阶梯槽结构，阶梯槽结构具有三个好处：一是加长了湿气渗入的路径，提高了器件的防湿气能力；二是加大了底部焊盘之间的距离，防止出现连锡短路现象；三是加大了功能区固晶、焊线的作业面积，有助于控制器件的封装品质。
第二，多个发光元件20呈直线排列，在配光时有更好匹配性，从而改善了先前技术中发光元件呈“品”字形排列的缺点，保障了在左、右侧观看显示屏时不会出现颜色不一致的现象。
第三，共阴极的设计与共阳极的设计相比更加节能，经实验对比可以节能30％。
第四，电路基材10直接沉底，减小了热量的传导路径，大幅提高了显示器件1的散热能力。
第五，封装材料30中掺杂了纳米级亚光粉，如此具有两个好处：一是当外界的光线入射时，显示器件1也不会反射入射光，有效提高了显示屏的对比度；二是纳米级亚光粉可以提高封装材料30与电路基材的密着度，还可以提高显示器件1的防湿性能。
第六，显示器件1相对于先前技术来说，具有相对简单的材料组成，减少了不同材料之间的应力影响，有助于提升产品品质。
如上所述，本公开的显示器件1在实现小尺寸的同时，还结构简单、性能优异。
第二实施例
请参阅5-8，本公开第二实施例提供如图1-4所示的显示器件1的制作方法，包括如下步骤。
S1，提供导电基材40，例如铜箔。
S2，蚀刻所述导电基材40形成导电电路，并裁切所述导电基材40以形成导电支架50，所述导电支架50包括多个相互连接的电路基材10。可以理解，所述导电支架 50的尺寸小于导电基材40的尺寸，例如导电支架50的尺寸为140mm*70mm。每个所述电路基材10的结构如前所述，此处不再赘述。
S3，在每个所述电路基材10的第一表面101贴覆防渗漏胶带60。
S4，在每个所述电路基材10的第二表面102的芯片安装区11安装多个发光元件20，所述多个发光元件20包括沿直线依次排列的第一发光元件21、第二发光元件22 及第三发光元件23，各发光元件分别与各正极通过各焊线25电性连接。
S5，通过模压机使得封装材料30包覆每个所述电路基材10、安装在所述电路基材10上的多个发光元件20及所述各焊线25。所述封装材料30包括树脂基材和纳米级亚光颗粒。
S6，冲裁所述导电支架50以分离所述多个电路基材10，从而获得各单颗器件。
S7，去除每颗器件所贴覆的所述防渗漏胶带60，获得显示器件产品。
获得的显示器件产品的优点如前所述，不但结构简单，而且性能优异，防湿、防短路、防反射。
最后应说明的是：以上实施例仅用以说明本公开的技术方案，而非对其限制；尽管参照前述实施例对本公开进行了详细的说明，本领域的普通技术人员应当理解：其依然可以对前述各实施例所记载的技术方案进行修改，或者对其中部分技术特征进行等同替换；而这些修改或者替换，并不使相应技术方案的本质脱离本公开各实施例技术方案的精神和范围。

Claims (6)

1.一种显示器件，其特征在于，包括：
电路基材，所述电路基材包括第一表面、与所述第一表面相对的第二表面以及贯穿所述第一表面和第二表面的多个呈阶梯形的通槽，所述多个通槽将所述电路基材分割成芯片安装区、第一正极、第二正极、第三正极及公共阴极；
多个发光元件，所述多个发光元件包括沿直线依次安装于所述芯片安装区的第一发光元件、第二发光元件及第三发光元件，所述第一发光元件、第二发光元件及第三发光元件分别与所述第一正极、第二正极及第三正极通过各焊线电性连接；及
封装材料，所述封装材料包覆所述电路基材、所述多个发光元件及所述各焊线；
其中，所述芯片安装区与所述公共阴极相连接，所述第一正极和所述公共阴极位于所述芯片安装区的一侧，所述第二正极和第三正极位于所述芯片安装区的另一侧，所述多个通槽均具有位于第一表面和第二表面之间的台阶面，所述第一正极、所述公共阴极以及所述芯片安装区两两之间设置有所述通槽，所述第二正极、所述第三正极以及所述芯片安装区两两之间设置有所述通槽；
其中，所述封装材料包括树脂基材和掺杂在所述树脂基材中的多个纳米级亚光颗粒；
其中，所述第一正极、所述第二正极以及所述第三正极中的每一个的在垂直于所述电路基材的厚度方向的第一方向上且远离所述芯片安装区的三个侧面具有所述台阶面；
其中，所述多个通槽暴露在第一表面的开口尺寸大于暴露在第二表面的开口尺寸，所述芯片安装区、所述第一正极、所述第二正极和所述第三正极中的每一个在所述第一表面上的底部设置有焊盘，所述第一正极、所述第二正极和所述第三正极各自的所述焊盘的连续三个侧面处具有所述台阶面。
2.根据权利要求1所述的显示器件，其特征在于，所述第一发光元件、第二发光元件及第三发光元件安装于所述第二表面。
3.根据权利要求2所述的显示器件，其特征在于，所述第一发光元件、第二发光元件及第三发光元件分别为红光LED、绿光LED及蓝光LED。
4.根据权利要求1所述的显示器件，其特征在于，所述台阶面平行于所述第一表面和第二表面，所述台阶面与第一表面的间距小于0.05mm，所述第一表面和第二表面的间距小于0.15mm。
5.根据权利要求1所述的显示器件，其特征在于，所述显示器件的长度为0.5mm-0.7mm，宽度为0.5mm-0.7mm，高度为0.5mm-0.6mm，所述第一正极与第二正极的间距大于两倍的第一正极的长度，所述第一正极与公共阴极的间距大于第一正极的长度且小于两倍的第一正极的宽度。
6.根据权利要求1所述的显示器件的制作方法，其特征在于，包括步骤：
提供导电基材；
蚀刻所述导电基材以形成导电电路，并裁切所述导电基材以获得导电支架，所述导电支架包括多个互相连接的电路基材，每个所述电路基材均包括第一表面、与所述第一表面相对的第二表面以及贯穿所述第一表面和第二表面的多个阶梯形的通槽，所述多个通槽暴露在第一表面的开口尺寸大于暴露在第二表面的开口尺寸，所述多个通槽将所述电路基材分割成芯片安装区、第一正极、第二正极、第三正极及公共阴极；
在所述第一表面贴覆防渗漏胶带；
在所述第二表面的芯片安装区安装多个发光元件，所述多个发光元件包括沿直线依次排列的第一发光元件、第二发光元件及第三发光元件，且分别与所述第一正极、第二正极及第三正极通过各焊线电性连接；
以封装材料包覆每个所述电路基材、所述多个发光元件及所述各焊线，所述封装材料包括树脂基材和均匀掺杂在树脂基材中的多个纳米级亚光颗粒；
冲裁所述导电支架以分离所述多个电路基材；及
去除所述防渗漏胶带；
其中，所述芯片安装区与所述公共阴极相连接，所述第一正极和所述公共阴极位于所述芯片安装区的一侧，所述第二正极和第三正极位于所述芯片安装区的另一侧，所述多个通槽均具有位于第一表面和第二表面之间的台阶面，所述第一正极、所述公共阴极以及所述芯片安装区两两之间设置有所述通槽，所述第二正极、所述第三正极以及所述芯片安装区两两之间设置有所述通槽；
其中，所述第一正极、所述第二正极以及所述第三正极中的每一个的在垂直于所述电路基材的厚度方向的第一方向上且远离所述芯片安装区的三个侧面具有所述台阶面；
其中，所述多个通槽暴露在第一表面的开口尺寸大于暴露在第二表面的开口尺寸，所述芯片安装区、所述第一正极、所述第二正极和所述第三正极中的每一个在所述第一表面上的底部设置有焊盘，所述第一正极、所述第二正极和所述第三正极各自的所述焊盘的连续三个侧面处具有所述台阶面。
CN201910318255.5A 2019-04-19 2019-04-19 显示器件及其制作方法 Active CN110137165B (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201910318255.5A CN110137165B (zh) 2019-04-19 2019-04-19 显示器件及其制作方法
US16/734,330 US11316085B2 (en) 2019-04-19 2020-01-04 Display device and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910318255.5A CN110137165B (zh) 2019-04-19 2019-04-19 显示器件及其制作方法

Publications (2)

Publication Number Publication Date
CN110137165A CN110137165A (zh) 2019-08-16
CN110137165B true CN110137165B (zh) 2021-10-12

Family

ID=67570539

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910318255.5A Active CN110137165B (zh) 2019-04-19 2019-04-19 显示器件及其制作方法

Country Status (2)

Country Link
US (1) US11316085B2 (zh)
CN (1) CN110137165B (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111276590A (zh) * 2019-12-31 2020-06-12 深圳市恒泰新材料科技有限公司 一种框架型支架结构led封装技术
CN113328029B (zh) * 2020-02-28 2023-04-07 惠州市聚飞光电有限公司 Led封装器件
CN111584579B (zh) * 2020-05-14 2022-08-05 深圳市华星光电半导体显示技术有限公司 一种显示面板及拼接屏

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102738365A (zh) * 2012-06-05 2012-10-17 华天科技（西安）有限公司 一种基于dfn、qfn的新型led封装件及其制作方法
CN102760825A (zh) * 2011-04-28 2012-10-31 株式会社东芝 Led封装及其制造方法
CN104505447A (zh) * 2014-11-17 2015-04-08 浙江英特来光电科技有限公司 一种高灰亚光smd led及其点胶工艺
CN207637843U (zh) * 2017-12-26 2018-07-20 惠州市聚飞光电有限公司 一种共阴级led器件、模组、灯源及显示装置
CN208189582U (zh) * 2018-02-12 2018-12-04 木林森股份有限公司 一种共阴共阳一体化全户外smd-led结构

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009032563A (ja) * 2007-07-27 2009-02-12 Tamura Seisakusho Co Ltd 発光装置
WO2011109442A2 (en) * 2010-03-02 2011-09-09 Oliver Steven D Led packaging with integrated optics and methods of manufacturing the same
US9418919B2 (en) * 2010-07-29 2016-08-16 Nxp B.V. Leadless chip carrier having improved mountability
KR101188747B1 (ko) * 2012-07-18 2012-10-10 지스마트 주식회사 투명전광판 및 그 제조방법
CN106783817B (zh) * 2016-11-25 2019-02-05 杭州美卡乐光电有限公司 Led封装组件、led模组及其制造方法
CN106783826A (zh) * 2017-01-20 2017-05-31 钟斌 一种高密度高对比度户内全彩贴片top型发光二极管
EP3762919B1 (en) * 2018-03-09 2024-07-17 Lumileds LLC Passive matrix led display assembly
CN108511431A (zh) * 2018-05-21 2018-09-07 佛山市国星光电股份有限公司 一种led显示单元组及显示面板
US11271143B2 (en) * 2019-01-29 2022-03-08 Osram Opto Semiconductors Gmbh μ-LED, μ-LED device, display and method for the same
US11302248B2 (en) * 2019-01-29 2022-04-12 Osram Opto Semiconductors Gmbh U-led, u-led device, display and method for the same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102760825A (zh) * 2011-04-28 2012-10-31 株式会社东芝 Led封装及其制造方法
CN102738365A (zh) * 2012-06-05 2012-10-17 华天科技（西安）有限公司 一种基于dfn、qfn的新型led封装件及其制作方法
CN104505447A (zh) * 2014-11-17 2015-04-08 浙江英特来光电科技有限公司 一种高灰亚光smd led及其点胶工艺
CN207637843U (zh) * 2017-12-26 2018-07-20 惠州市聚飞光电有限公司 一种共阴级led器件、模组、灯源及显示装置
CN208189582U (zh) * 2018-02-12 2018-12-04 木林森股份有限公司 一种共阴共阳一体化全户外smd-led结构

Also Published As

Publication number Publication date
US11316085B2 (en) 2022-04-26
US20200335679A1 (en) 2020-10-22
CN110137165A (zh) 2019-08-16

Similar Documents

Publication Publication Date Title
US11777068B2 (en) Semiconductor light emitting device and method for manufacturing the same
KR100324333B1 (ko) 적층형 패키지 및 그 제조 방법
TWI476962B (zh) 發光裝置
JP6323217B2 (ja) 発光装置
US8089092B2 (en) Semiconductor light emitting device
KR101509045B1 (ko) 발광다이오드 패키지 구조체 및 그 제조 방법
US10790258B2 (en) Electronic device and mounting structure of the same
CN110137165B (zh) 显示器件及其制作方法
JP2012124191A (ja) 発光装置及びその製造方法
US20130062656A1 (en) Thermally enhanced optical package
JP5745784B2 (ja) 発光ダイオード
US20160099235A1 (en) Method of manufacturing a single light-emitting structure
CN219677275U (zh) 一种led显示器件及led显示面板以及切分单元组
CN102709199B (zh) 包覆基板侧边的模封阵列处理方法
CN113328029B (zh) Led封装器件
WO2013186978A1 (ja) 発光装置
KR102219689B1 (ko) 반도체 장치 및 그 제조 방법
CN204333024U (zh) 一种半导体器件的圆片级封装结构
CN109935556A (zh) 发光二极管封装结构、散热基板及散热基板的制造方法
KR102016019B1 (ko) 고열전도성 반도체 패키지
CN108389953B (zh) 一种led发光器件及其制造方法
CN216818373U (zh) 一种led器件
US20240072227A1 (en) Semiconductor device
CN215871995U (zh) 一种pcb基板及应用其的led封装结构
TWM329243U (en) LED chip package structure with a high-efficiency light-emitting effect

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address

Address after: No. 101, 103, 105, 107, 109, 111, 113, 115, Xiangxing Road, industrial zone, torch hi tech Zone (Xiang'an), Xiamen City, Fujian Province, 361101

Patentee after: Purui Optoelectronics (Xiamen) Co.,Ltd.

Country or region after: China

Address before: No. 101, 103, 105, 107, 109, 111, 113, 115, Xiangxing Road, industrial zone, torch hi tech Zone (Xiang'an), Xiamen City, Fujian Province, 361101

Patentee before: KAISTAR LIGHTING (XIAMEN) Co.,Ltd.

Country or region before: China

CP03 Change of name, title or address
CP03 Change of name, title or address

Address after: 361101 No. 101, Xiang Xing Road, Torch Industrial Park (Xiangan) Industrial Zone, Xiamen, Fujian

Patentee after: Purui Optoelectronics (Xiamen) Co.,Ltd.

Country or region after: China

Address before: No. 101, 103, 105, 107, 109, 111, 113, 115, Xiangxing Road, industrial zone, torch hi tech Zone (Xiang'an), Xiamen City, Fujian Province, 361101

Patentee before: Purui Optoelectronics (Xiamen) Co.,Ltd.

Country or region before: China

CP03 Change of name, title or address