CN108987283A - A kind of gallium tin oxide semiconductor thin film transistor (TFT) and its preparation method and application - Google Patents

A kind of gallium tin oxide semiconductor thin film transistor (TFT) and its preparation method and application Download PDF

Info

Publication number
CN108987283A
CN108987283A CN201810654056.7A CN201810654056A CN108987283A CN 108987283 A CN108987283 A CN 108987283A CN 201810654056 A CN201810654056 A CN 201810654056A CN 108987283 A CN108987283 A CN 108987283A
Authority
CN
China
Prior art keywords
oxide semiconductor
preparation
thin film
tin oxide
film transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201810654056.7A
Other languages
Chinese (zh)
Inventor
刘川
郑集文
王昭桂
李敏敏
柯秋坛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Yat Sen University
Original Assignee
Sun Yat Sen University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Yat Sen University filed Critical Sun Yat Sen University
Priority to CN201810654056.7A priority Critical patent/CN108987283A/en
Publication of CN108987283A publication Critical patent/CN108987283A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02565Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02623Liquid deposition
    • H01L21/02628Liquid deposition using solutions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/24Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)

Abstract

The present invention relates to a kind of gallium tin oxide semiconductor thin film transistor (TFT)s and its preparation method and application, including prepare grid, gate insulation layer, active layer and source-drain electrode on substrate, and the active layer is gallium tin oxide semiconductor film.Gallium tin oxide semiconductor thin film transistor (TFT) of the invention has abandoned the rare metals such as common zinc, indium in current mainstream oxide semiconductor, prepares high-performance, low cost, stable oxide semiconductor thin-film transistor only with gallium tin metal salting liquid.Gallium tin oxide semiconductor thin film transistor (TFT) electron mobility with higher provided by the invention, electron mobility is up to 8cm2/ (Vs) or more;And carrier mobility can be adjusted by adjusting the content of Ga element and Sn element, and change threshold voltage in the range of -20V to 20V.

Description

A kind of gallium tin oxide semiconductor thin film transistor (TFT) and its preparation method and application
Technical field
The present invention relates to field of transistors, and in particular, to a kind of gallium tin oxide semiconductor thin film transistor (TFT) and its system Preparation Method and application.
Background technique
Currently, flat panel display development is very rapid.Driving of the thin film transistor (TFT) as flat-panel monitor active matrix, Have many advantages, such as at low cost, performance is high, is widely used in field of display technology.In thin-film transistor technologies, metal oxide Thin film transistor (TFT) has attracted the concern of lot of domestic and foreign panel manufacturers, be widely studied in recent years one kind it is novel Thin-film transistor technologies.
Compared with traditional amorphous silicon film transistor, metal oxide thin-film transistor have carrier mobility it is high, The performance advantages such as subthreshold swing is good, are more suitable for applying in high-resolution, large scale display panel.Meanwhile traditional film Transistor is prepared using vacuum technology, including rf magnetron sputtering, plasma reinforced chemical vapour deposition, vacuum evaporation Contour vacuum deposition mode.Although the thin film transistor (TFT) of vacuum preparation has preferable electric property and stability, it is high at This vacuum equipment and running maintenance cost and size, has become a bottleneck for limiting its large-scale application.Phase Instead, metal oxide thin-film transistor is with vacuum technology other than it can be prepared, there are also another big advantage be can It is made with solwution method technique.
Different from silicon-based film transistor, metal oxide thin-film transistor can utilize sol-gel method, will be some Metal salt solution reacts under particular surroundings atmosphere, ultimately generates metal oxide semiconductor films.Currently, solution legal system The active layer material used in standby metal oxide thin-film transistor mainly have indium gallium zinc (IGZO), zinc oxide (ZnO), Indium oxide (In2O3), zinc-tin oxide (ZTO), indium zinc oxide (IZO), indium tin zinc oxide (ITZO) etc..These materials are substantially Using zinc oxide or indium oxide as matrix, still, since the application cost of indium, zinc is higher.Therefore, it is necessary to research and develop a kind of high The semiconductor thin-film transistor of performance, low cost.
Summary of the invention
It is an object of the invention to overcome the deficiencies of the prior art and provide a kind of gallium tin oxide semiconductor thin film transistor (TFT)s Preparation method.
The gallium tin oxide semiconductor film being prepared another object of the present invention is to provide above-mentioned preparation method is brilliant Body pipe.
It is active in display panel that another object of the present invention is to provide above-mentioned gallium tin oxide semiconductor thin film transistor (TFT)s Application in matrix driving, logic circuit or photodetection.
To achieve the above object, the present invention adopts the following technical scheme:
A kind of preparation method of gallium tin oxide semiconductor thin film transistor (TFT), including prepare grid on substrate, gate insulation layer, have Active layer and source-drain electrode, the active layer are gallium tin oxide semiconductor film;The preparation of the gallium tin oxide semiconductor film Method is as follows:
S1: it by gallium metal salt and tin metal salt mixed dissolution in solvent, is heated under stirring condition, before then room temperature curing obtains It is spare to drive liquid solution;
S2: precursor solution described in S1 is deposited on hydrophilic pretreated substrate and obtains semiconductive thin film, to semiconductive thin film Make annealing treatment up to the gallium tin oxide semiconductor film;
Wherein, in S1, the molar ratio of the gallium element and tin element is 0.5~1.5:1, metallic element in the precursor solution Concentration be 0.05~0.5mol/L;
In S2, the annealing includes two steps:
S21: the semiconductive thin film that deposition is obtained preheats 10~20min in atmosphere, and heating temperature is 60~250 ℃;
S22: by S21, treated that semiconductive thin film heats 100~150min under the conditions of 300~600 DEG C.
In the present invention, the main purpose for making annealing treatment the first step is to toast the solvent on surface, forms oxide semiconductor Film;The purpose of second step is mainly dry out solvent, and sufficiently reacts under high temperature, makes oxide semiconductor bonding.
Preferably, in S1, the molar ratio of the gallium element and tin element is 0.7 ~ 1.2:1, gold in the precursor solution The concentration for belonging to element is 0.1 ~ 0.15mol/L.
Preferably, in S21, heating temperature is 150 ~ 180 DEG C, and heating time is 10 ~ 15 min.
Preferably, in S22, heating temperature is 350 ~ 450 DEG C, and heating time is 120 ~ 150 min.
Preferably, in S1, the temperature of the heating is 60~80 DEG C, and the time of stirring is 2~5h;The time of the curing For 12h or more.
Preferably, in S2, the hydrophilic pretreatment is with oxygen gas plasma cleaning treatment, UV ozone processing or dense sulphur Acid soak processing.It is further preferable that the hydrophilic pretreated water contact angle of substrate is less than 20 degree.
Preferably, the preparation method further includes preparing passivation layer on substrate;The preparation method of the passivation layer be etc. Plasma enhanced chemical vapor deposition or atomic layer deposition method.It is further preferable that the material of the passivation layer includes but is not limited to One of silica, silicon nitride, aluminium oxide or hafnium oxide are a variety of.
Preferably, the gallium tin oxide semiconductor thin film transistor (TFT) is that bottom gate top, bottom gate bottom, top-gated top or top-gated bottom connect Touch structure.
Preferably, in S2, the method for the deposition is spin coating, drop coating, blade coating, dip coated or inkjet printing.It is more excellent The method of selection of land, the deposition is spin-coating method, and the spin-coating method, which refers to, uniformly drips precursor solution after substrate, and spin coater is first low Speed rotates 5~10s with the speed of 500~1000rpm, then high speed rotates 30~60s with the speed of 3000~5000rpm, obtains Semiconductive thin film.
Preferably, in S1, the gallium metal salt is one or more of gallium nitrate, gallium chloride or acetic acid gallium;The tin Metal salt is one or more of nitric acid tin, nitric acid stannous, stannic chloride or stannous chloride;The solvent is dimethoxy second One or more of alcohol, ethylene glycol, acetylacetone,2,4-pentanedione, ammonium hydroxide, hydrogen peroxide or water.
In the present invention, the annealing refer to containing one of oxygen, nitrogen, ozone, laughing gas or air or It anneals under a variety of environment.
Preferably, in S21, the atmosphere is the gaseous environment containing oxygen, oxygen element, ozone or oxonium ion.
Preferably, the substrate be rigid substrate or flexible substrate, rigid substrate include but is not limited to glass, silicon wafer, Mica etc.;Flexible substrate includes but is not limited to high molecular polymer, metal foil etc..
Preferably, the grid and source-drain electrode material are that aluminium, molybdenum, chromium, platinum, gold, silver, copper, indium tin oxide or nanometer are led One of electric material is a variety of;Preparation method includes vapor deposition, sputtering, silk-screen printing or inkjet printing, and thickness range exists 40~300nm.
Preferably, the gate insulation layer includes but is not limited to: silica, silicon nitride, aluminium oxide, hafnium oxide, zirconium oxide Or one of yttrium oxide or a variety of;Preparation method is that plasma reinforced chemical vapour deposition, atomic layer deposition or colloidal sol are solidifying Glue method.
The gallium tin oxide semiconductor thin film transistor (TFT) that the present invention protects above-mentioned preparation method to be prepared simultaneously.
Above-mentioned gallium tin oxide semiconductor thin film transistor (TFT) is visited in display panel active matrix drive, logic circuit or photoelectricity Application in survey is also within protection scope of the present invention.
Compared with prior art, the invention has the following beneficial effects:
Gallium tin oxide semiconductor thin film transistor (TFT) of the invention, abandoned common zinc in current mainstream oxide semiconductor, It is brilliant to prepare high-performance, low cost, stable oxide semiconductor thin-film only with gallium tin metal salting liquid for the rare metals such as indium Body pipe.Gallium tin oxide semiconductor thin film transistor (TFT) electron mobility with higher provided by the invention, electron mobility can Up to 8cm2/ (Vs) or more;And carrier mobility can be adjusted by adjusting the content of Ga element and Sn element, and made Threshold voltage changes in the range of -20V to 20V.
Detailed description of the invention
Fig. 1 is the schematic diagram of grid and insulating layer used in the embodiment of the present invention 1;
Fig. 2 is gallium tin oxide semiconductor film schematic diagram prepared by the embodiment of the present invention 1;
Fig. 3 is graphical gallium tin oxide semiconductor film schematic diagram prepared by the embodiment of the present invention 1;
Fig. 4 is the signal of gallium tin oxide semiconductor thin film transistor (TFT) (bottom gate top contact structure) prepared by the embodiment of the present invention 1 Figure;
Fig. 5 is that gallium tin oxide semiconductor thin film transistor (TFT) prepared by the embodiment of the present invention 1 applies passivation layer schematic diagram;
Fig. 6 is the process flow chart for the gallium tin oxide semiconductor thin film transistor (TFT) that the embodiment of the present invention 1 prepares bottom grating structure;
Fig. 7 is gallium tin oxide film transistor (bottom gate bottom contact structures) schematic diagram prepared by the embodiment of the present invention 1;
Fig. 8 is gallium tin oxide film transistor (top-gated top contact structure) schematic diagram prepared by the embodiment of the present invention 1;
Fig. 9 is gallium tin oxide film transistor (top-gated bottom contact structures) schematic diagram prepared by the embodiment of the present invention 1.
Specific embodiment
Further illustrate the present invention below in conjunction with specific embodiments and the drawings, but embodiment the present invention is not done it is any The restriction of form.Unless stated otherwise, the present invention uses reagent, method and apparatus is the art conventional reagents, method And equipment.
Unless stated otherwise, agents useful for same and material of the present invention are commercially available.
The preparation of 1 gallium tin oxide semiconductor thin film transistor (TFT) of embodiment
The preparation method process flow chart of gallium tin oxide semiconductor thin film transistor (TFT) provided in this embodiment, should be partly referring to Fig. 6 Conductor thin film transistor is bottom gate top contact structure.The preparation method of the gallium tin oxide semiconductor thin film transistor (TFT) is specifically such as Under:
(1) as shown in Figure 1, the substrate chosen in the present embodiment is that surface has SiO2N-shaped heavy doping Si substrate, wherein N-shaped weight Si substrate is adulterated as grid 1, the SiO of surface thermal oxide2As gate insulation layer 2.Successively use acetone, ethyl alcohol, deionization pure water Substrate 20min is cleaned, for removing substrate surface organic remains and impurity particle;After drying up substrate using nitrogen gun, it is put into Plasma equipment plasma or UV ozone cleaning treatment substrate surface 5min, for the hydrophilic treated of substrate surface, side Continue film after an action of the bowels.
(2) preparation of gallium tin oxide semiconductor film, mainly there is following steps:
A) prepared by precursor solution
56.3mg gallium nitrate hydrate and 58.7mg tin chloride dihydrate are dissolved in 4mL dimethoxy-ethanol, and 49uL is added Acetylacetone,2,4-pentanedione is made into 0.12 M(mol/L as stabilizer) metal oxide precursor solution, wherein Ga/Sn=0.85;And it will Precursor solution is placed in heating magnetic agitation 2 hours of 60 DEG C of hot plate, is finally placed in and cures 12 hours at room temperature, to guarantee presoma Between sufficiently constitute corresponding complex compound.
B) gallium tin oxide semiconductor film 3 is prepared using spin-coating method
Prepared precursor solution is dripped by the syringe with 0.22 um filter tip in the substrate surface to spin coating, and is opened Beginning spin coating, spin coating proceeding are 4000rpm spin coating 30s, and being formed by film 3 is about 20nm;Sample after spin coating is quickly put into 180 DEG C hot plate on heat 10min, for evaporating solvent dimethoxy-ethanol and acetylacetone,2,4-pentanedione;It is put on 350 DEG C of hot plates later high Temperature annealing 2h, so that fully reacting between solute, and metallic atom-oxygen atom-metallic atom (M-O-M) framework is formed, device shows It is intended to as shown in Figure 2.
C) the graphical gallium tin oxide semiconductor film 3 of lithography and etching is utilized
The film spin coating positive photoresist that will be prepared, spin coating proceeding first with 500rpm spin coating 12s after, then with 2000rpm spin coating 40s, obtaining photoresist film thickness is 3 ~ 5um;It is placed in 120 DEG C of hot plate heating 2min again later, the purpose is to evaporate having in glue Solvent ingredient makes the adhesive curing of sample surfaces;Then mask plate is covered, 21s is exposed and is developed, required pattern is obtained; Using 36% concentrated hydrochloric acid as etching liquid, and 10min is etched under the conditions of 70 DEG C, removes photoresist to obtain graphical gallium tin-oxide later Film 3, schematic diagram is as shown in Figure 3.
(3) as shown in figure 4, using the method preparation one of vapor deposition on graphical good gallium tin oxide semiconductor film 3 Layer metal 4 is used as source-drain electrode, in the present embodiment, covers metal mask plate in graphical film surface, and one layer of aluminium electricity is deposited Pole, thickness is in 40nm~100nm.
(4) passivation layer 5 is prepared on metal 4, as shown in Figure 5.In the present embodiment, by the way of PECVD, SiH is utilized4 And N2O reaction generates SiO2As passivation layer 5, thickness range is 100~500nm, and it is brilliant to complete gallium tin oxide semiconductor film Body control is standby.
The preparation of 2 gallium tin oxide semiconductor thin film transistor (TFT) of embodiment
Metal oxide thin-film transistor manufactured in the present embodiment is bottom gate top contact structure, in production method and embodiment 1 Disclosed method is similar, and difference is as follows:
In step (1), highly doped n-type silicon wafer substrate is chosen as grid 1.Then it is thin zirconium oxide to be prepared using sol-gel method Film is as gate insulation layer 2.Mainly include the following steps:
A) prepared by precursor solution
0.32g oxychloride zirconium hydrate is dissolved in 5mL dimethoxy-ethanol, 0.2 M(mol/L is made into) before metal oxide Liquid solution is driven, and precursor solution is placed in magnetic agitation 3.5 hours in room temperature, is finally placed in that cure at least 12 at room temperature small When, to guarantee sufficiently to be constituted corresponding complex compound between presoma.
B) zirconium oxide dielectric layer film is prepared using spin-coating method
Prepared precursor solution is dripped by the syringe with 0.45 um filter tip in the substrate surface to spin coating, and is opened Beginning spin coating, spin coating proceeding are 4000rpm spin coating 30s, and the sample after spin coating is put to 15min is heated on 150 DEG C of hot plate, for steaming Dimethoxy-ethanol solvent is sent out, spin coating 4 times is repeated and obtains sufficiently thick dielectric layer film, being formed by film 3 is about 90nm;It After be put into 350 DEG C of hot plates or annealing furnace high temperature annealing 1-2h so that fully reacting between solute, and it is former to form metallic atom-oxygen Son-metallic atom (M-O-M) framework.
In above-mentioned preparation method, zirconium oxide dielectric layer film obtained in the step b) further includes annealing, mainly Include two-step pretreatment:
The first step, the zirconium oxide dielectric layer film that step b) is obtained preheat 5 ~ 30 minutes in air atmosphere, heating temperature Spending range is 50 ~ 250 DEG C.Main purpose is to toast the solvent on surface, removes remaining organic solvent in film.
Second step is heated at high temperature 60 ~ 150 minutes, and heating temperature range is 300 ~ 500 DEG C.Mainly dry out solvent, and it is high The lower sufficiently reaction of temperature, makes oxide semiconductor bonding.
Embodiment 3
Fig. 7 discloses the semiconductor thin-film transistor with bottom gate bottom contact structures, the transistor the preparation method is as follows:
The production method of the metal oxide thin-film transistor of the present embodiment is similar with method disclosed in embodiment 1, different Place is as follows:
Step (2), the method on gate insulation layer 2 using vapor deposition prepare one layer of metal 4 and are used as source-drain electrode, in the present embodiment, Metal mask plate is covered in gate insulation layer, and one layer of aluminium electrode is deposited, thickness is in 40nm~100nm.
Step (3), in the preparation of gallium tin oxide semiconductor film:
A) prepared by precursor solution
61.4mg gallium nitrate hydrate and 54.2mg tin chloride dihydrate are dissolved in 4mL dimethoxy-ethanol, and 50uL is added Acetylacetone,2,4-pentanedione is made into 0.12 M(mol/L as stabilizer) metal oxide precursor solution, wherein Ga/Sn=1.0;And will before It drives liquid solution and is placed in heating magnetic agitation 2 hours of 80 DEG C of hot plate, be finally placed in curing 18 hours at room temperature, to guarantee between presoma Sufficiently constitute corresponding complex compound.
Embodiment 4
Fig. 8 discloses the semiconductor thin-film transistor with top-gated top contact structure, the transistor the preparation method is as follows:
The production method of the metal oxide thin-film transistor of the present embodiment is similar with method disclosed in embodiment 1, different Place is as follows:
In step (1), N-shaped heavy doping Si piece is chosen as substrate 6.
In step (2), in the preparation of gallium tin oxide semiconductor film:
A) prepared by precursor solution
51.1mg gallium nitrate hydrate and 63.2mg tin chloride dihydrate are dissolved in 4mL dimethoxy-ethanol, and 50uL is added Acetylacetone,2,4-pentanedione is made into 0.12 M(mol/L as stabilizer) metal oxide precursor solution, wherein Ga/Sn=0.71;And it will Precursor solution is placed in heating magnetic agitation 1 hour of 60 DEG C of hot plate, is finally placed in and cures 12 hours at room temperature, to guarantee presoma Between sufficiently constitute corresponding complex compound.
In step (3), one layer of metal is prepared using the method for vapor deposition on graphical good gallium tin oxide semiconductor film 3 4 are used as source-drain electrode.
In step (4), insulating layer 2 is prepared on metal 4, as shown in Figure 8.In the present embodiment, by the way of PECVD, Utilize SiH4And N2O reaction generates SiO2As insulating layer 2, thickness range is 300~500nm.
Step (5), adopts vapor deposition method one layer of metal of preparation as grid 1 on insulating layer 2, in the present embodiment, institute Evaporation metal is aluminium, and thickness range is 40 ~ 100nm.
Embodiment 5
Fig. 9 discloses the semiconductor thin-film transistor with top-gated bottom contact structures, the transistor the preparation method is as follows:
The production method of the metal oxide thin-film transistor of the present embodiment is similar with method disclosed in embodiment 3, different Place is as follows:
In step (1), N-shaped heavy doping Si piece is chosen as substrate 6.
Step (3), in the preparation of gallium tin oxide semiconductor film:
B) gallium tin oxide semiconductor film 3 is prepared using knife coating
Prepared precursor solution is dripped by the syringe with 0.22 um filter tip in pretreated one side of substrate, is used in combination Clean glass bar contacts solution, is at the uniform velocity scratched with the speed of 1cm per second, and being formed by film 3 is about 20nm;Sample after blade coating Product are quickly put on 180 DEG C of hot plate and heat 10min, for evaporating solvent dimethoxy-ethanol and acetylacetone,2,4-pentanedione;It is put into later High annealing 2h on 350 DEG C of hot plates, so that fully reacting between solute, and form metallic atom-oxygen atom-metallic atom (M-O- M) framework.
In step (4), insulating layer 2 is prepared on metal 4, as shown in Figure 9.In the present embodiment, by the way of PECVD, Utilize SiH4And N2O reaction generates SiO2As insulating layer 2, thickness range is 300~500nm.
Step (5), adopts vapor deposition method one layer of metal of preparation as grid 1 on insulating layer 2, in the present embodiment, institute Evaporation metal is aluminium, and thickness range is 40 ~ 100nm.
Above-described specific embodiment has carried out further the purpose of the present invention, technical scheme and beneficial effects It is described in detail, it should be understood that being not intended to limit the present invention the foregoing is merely a specific embodiment of the invention Protection scope, all within the spirits and principles of the present invention, any modification, equivalent substitution, improvement and etc. done should all include Within protection scope of the present invention.

Claims (10)

1. a kind of preparation method of gallium tin oxide semiconductor thin film transistor (TFT), which is characterized in that including preparing grid on substrate Pole, gate insulation layer, active layer and source-drain electrode, the active layer are gallium tin oxide semiconductor film;The gallium tin-oxide half Conductor thin film the preparation method is as follows:
S1: it by gallium metal salt and tin metal salt mixed dissolution in solvent, is heated under stirring condition, before then room temperature curing obtains It is spare to drive liquid solution;
S2: precursor solution described in S1 is deposited on hydrophilic pretreated substrate and obtains semiconductive thin film, to semiconductive thin film Make annealing treatment up to the gallium tin oxide semiconductor film;
Wherein, in S1, the molar ratio of the gallium element and tin element is 0.5~1.5:1, metallic element in the precursor solution Concentration be 0.05~0.5mol/L;
In S2, the annealing includes two steps:
S21: the semiconductive thin film that deposition is obtained preheats 10~20min in atmosphere, and heating temperature is 60~250 ℃;
S22: by S21, treated that semiconductive thin film heats 100~150min under the conditions of 300~600 DEG C.
2. preparation method according to claim 1, which is characterized in that in S1, the molar ratio of the gallium element and tin element is 0.7 ~ 1.2:1, the concentration of metallic element is 0.1 ~ 0.15mol/L in the precursor solution.
3. preparation method according to claim 1, which is characterized in that in S21, heating temperature is 150 ~ 180 DEG C, when heating Between be 10 ~ 15 min.
4. preparation method according to claim 1, which is characterized in that in S22, heating temperature is 350 ~ 450 DEG C, when heating Between be 120 ~ 150 min.
5. preparation method according to claim 1, which is characterized in that in S1, the temperature of the heating is 60~80 DEG C, stirring Time be 2~5h;The time of the curing is 12h or more.
6. preparation method according to claim 1, which is characterized in that in S2, the hydrophilic pretreatment is to use oxygen plasma Body cleaning treatment, UV ozone processing or concentrated sulfuric acid immersion treatment.
7. preparation method according to claim 1, which is characterized in that the preparation method further includes preparing passivation on substrate Layer.
8. preparation method according to claim 1, which is characterized in that the gallium tin oxide semiconductor thin film transistor (TFT) is bottom Grid top, bottom gate bottom, top-gated top or top-gated bottom contact structures.
9. the gallium tin oxide semiconductor thin film transistor (TFT) that any preparation method of claim 1~8 is prepared.
10. gallium tin oxide semiconductor thin film transistor (TFT) is in display panel active matrix drive, logic circuit described in claim 9 Or the application in photodetection.
CN201810654056.7A 2018-06-22 2018-06-22 A kind of gallium tin oxide semiconductor thin film transistor (TFT) and its preparation method and application Pending CN108987283A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810654056.7A CN108987283A (en) 2018-06-22 2018-06-22 A kind of gallium tin oxide semiconductor thin film transistor (TFT) and its preparation method and application

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810654056.7A CN108987283A (en) 2018-06-22 2018-06-22 A kind of gallium tin oxide semiconductor thin film transistor (TFT) and its preparation method and application

Publications (1)

Publication Number Publication Date
CN108987283A true CN108987283A (en) 2018-12-11

Family

ID=64538424

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810654056.7A Pending CN108987283A (en) 2018-06-22 2018-06-22 A kind of gallium tin oxide semiconductor thin film transistor (TFT) and its preparation method and application

Country Status (1)

Country Link
CN (1) CN108987283A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110517958A (en) * 2019-08-09 2019-11-29 中山大学 A kind of preparation method of oxide thin film transistor
CN111487797A (en) * 2019-04-12 2020-08-04 广东聚华印刷显示技术有限公司 Pixel structure and display panel comprising same
CN112382573A (en) * 2020-11-12 2021-02-19 西交利物浦大学 Synapse type thin film transistor based on lithium-doped transparent oxide and preparation method thereof
CN113013020A (en) * 2021-02-23 2021-06-22 中国人民大学 Large-area ultrathin two-dimensional nitride growth method based on thickness etching

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013040394A (en) * 2011-08-19 2013-02-28 Jx Nippon Mining & Metals Corp Oxide sintered compact target for sputtering and manufacturing method of the same, and forming method of thin film using the target and thin film forming method
CN106298879A (en) * 2016-09-27 2017-01-04 广州新视界光电科技有限公司 Active layer material, thin film transistor (TFT) and the vertical and manufacture method of top gate structure TFT
CN106847932A (en) * 2017-04-13 2017-06-13 上海天马微电子有限公司 Thin film transistor, array substrate, display device and thin film transistor manufacturing method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013040394A (en) * 2011-08-19 2013-02-28 Jx Nippon Mining & Metals Corp Oxide sintered compact target for sputtering and manufacturing method of the same, and forming method of thin film using the target and thin film forming method
CN106298879A (en) * 2016-09-27 2017-01-04 广州新视界光电科技有限公司 Active layer material, thin film transistor (TFT) and the vertical and manufacture method of top gate structure TFT
CN106847932A (en) * 2017-04-13 2017-06-13 上海天马微电子有限公司 Thin film transistor, array substrate, display device and thin film transistor manufacturing method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
XUE ZHANG ETL: "Solution-Processed Gallium–Tin-Based Oxide Semiconductors for Thin-Film Transistors", 《MATERIALS》 *

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111487797A (en) * 2019-04-12 2020-08-04 广东聚华印刷显示技术有限公司 Pixel structure and display panel comprising same
CN111487797B (en) * 2019-04-12 2023-03-21 广东聚华印刷显示技术有限公司 Pixel structure and display panel comprising same
CN110517958A (en) * 2019-08-09 2019-11-29 中山大学 A kind of preparation method of oxide thin film transistor
CN112382573A (en) * 2020-11-12 2021-02-19 西交利物浦大学 Synapse type thin film transistor based on lithium-doped transparent oxide and preparation method thereof
CN113013020A (en) * 2021-02-23 2021-06-22 中国人民大学 Large-area ultrathin two-dimensional nitride growth method based on thickness etching
CN113013020B (en) * 2021-02-23 2023-06-27 中国人民大学 Growth method of large-area ultrathin two-dimensional nitride based on thickness etching

Similar Documents

Publication Publication Date Title
CN108987283A (en) A kind of gallium tin oxide semiconductor thin film transistor (TFT) and its preparation method and application
CN103236443B (en) Metal oxide thin film transistor and preparation method thereof
US10032923B2 (en) Metal oxide thin film, method for manufacturing the same, and solution for metal oxide thin film
Kim et al. Effect of metallic composition on electrical properties of solution-processed indium-gallium-zinc-oxide thin-film transistors
CN102768945A (en) Method for producing indium gallium zinc oxide semiconductor thin film by using sol-gel method
CN103413833A (en) Flexible ZnO based thin film transistor and preparation method thereof
KR20140081249A (en) Oxide Thin-Film Transistor Comprising Self-Assembly Monolayer and Method for Preparation thereof
CN101339959B (en) Thin film transistor and preparation of semiconductor film
CN104022159B (en) Amorphous oxide thin film as thin film transistor channel layer and preparation method thereof
WO2014201816A1 (en) Oxide thin-film transistor and preparation method therefor
Choi et al. High-performance amorphous indium oxide thin-film transistors fabricated by an aqueous solution process at low temperature
Liu et al. High Performance and High Yield Solution Processed IGZO Thin Film Transistors Fabricated with Low‐Temperature Annealed Hafnium Dioxide Gate Dielectric
CN103280454B (en) Based on electrical-conductive nanometer electroded micro-nano single-crystal field effect transistor and preparation method
CN105244283B (en) The preparation method and thin film transistor (TFT) of ultraviolet pattern sull
CN103274435B (en) Titanium aluminum oxide thin film and preparation method and application thereof
Cho et al. Electrical and chemical stability engineering of solution-processed indium zinc oxide thin film transistors via a synergistic approach of annealing duration and self-combustion process
CN108417495A (en) A kind of preparation of the thin film transistor (TFT) of metal oxide passivation
KR20190061896A (en) Fabrication method of solution-processed high quality Al2O3/BN dielectric films for high performance IGZO TFTs, and IGZO TFTs thereof
CN111969067A (en) Indium oxide thin film transistor and preparation method thereof
CN103177969A (en) Preparation method of metallic oxide thin film transistor
CN111276402A (en) Transistor based on metal oxide/graphene heterojunction and preparation method thereof
Omprakash et al. Fabrication of flexible metal oxide thin film transistor by indigenously developed spray pyrolysis unit
CN109888023B (en) Top gate type thin film transistor and manufacturing method thereof
CN108933079A (en) A kind of gallium tin oxide semiconductor film and its preparation method and application
CN108987471B (en) Oxide semiconductor thin film with good working condition NBTS stability and transistor thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20181211