CN102130067B - 一种表面镀钯键合铜丝 - Google Patents

一种表面镀钯键合铜丝 Download PDF

Info

Publication number
CN102130067B
CN102130067B CN2010106207163A CN201010620716A CN102130067B CN 102130067 B CN102130067 B CN 102130067B CN 2010106207163 A CN2010106207163 A CN 2010106207163A CN 201010620716 A CN201010620716 A CN 201010620716A CN 102130067 B CN102130067 B CN 102130067B
Authority
CN
China
Prior art keywords
copper
palladium
wire
plated
copper wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2010106207163A
Other languages
English (en)
Other versions
CN102130067A (zh
Inventor
房跃波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SICHUAN WINNER SPECIAL ELECTRONIC MATERIALS CO Ltd
Original Assignee
SICHUAN WINNER SPECIAL ELECTRONIC MATERIALS CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SICHUAN WINNER SPECIAL ELECTRONIC MATERIALS CO Ltd filed Critical SICHUAN WINNER SPECIAL ELECTRONIC MATERIALS CO Ltd
Priority to CN2010106207163A priority Critical patent/CN102130067B/zh
Publication of CN102130067A publication Critical patent/CN102130067A/zh
Application granted granted Critical
Publication of CN102130067B publication Critical patent/CN102130067B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/43Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/43Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/43Manufacturing methods
    • H01L2224/432Mechanical processes
    • H01L2224/4321Pulling
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/43Manufacturing methods
    • H01L2224/438Post-treatment of the connector
    • H01L2224/43848Thermal treatments, e.g. annealing, controlled cooling
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554Coating
    • H01L2224/45565Single coating layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554Coating
    • H01L2224/45599Material
    • H01L2224/456Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/45664Palladium (Pd) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

本发明公开了一种表面镀钯键合铜丝,包括铜为主组分的铜芯材,以及在所述铜芯材上镀覆形成的钯层,其特征在于:由铜为主组分的铜芯材添加改善延伸性能的微量金属,经过单晶熔炼拉伸成铜合金芯线并在表面镀钯后再超细拉伸为表面镀钯键合铜丝。本发明与现有技术对比的有益效果是:本发明的表面镀钯键合铜丝在后续的超细拉伸过程中不必进行中间退火就具有较好的最终塑性变形能力,其延伸率至少为11%,镀钯层在压力加工过程中变形一致,表面均匀,致密完整,尤其是有利于焊接键合时充分变形,提高拉断力及可靠性,而且,产品成本可以控制在6元/百米左右,性价比高。

Description

一种表面镀钯键合铜丝
技术领域
本发明涉及键合丝,特别是涉及一种表面镀钯键合铜丝。
背景技术
中国专利CN100359657C公告了一种《键合线和使用该键合线的集成电路装置》,这种键合线包含铜作为主要材料的芯材,在所述芯材上形成的包含除铜之外金属的异种金属层和一覆层,所述覆层包含具有熔点高于铜的熔点的抗氧化金属并且在所述异种金属层上形成。所述键合线可以形成在球直径的宽范围上具有真正圆形的球,并且可以使用镀敷技术制造而不会使镀液劣化,且所述覆层到所述芯材的粘合性良好。但是,在后续的压力加工过程中不能保证镀层的完整性,在拉伸时直径达到0.05mm时,镀层被破坏,而且,在铜芯材和钯层之间不做预镀金层时,电镀液很快会因铜在电镀液中溶解而变质,进而影响电镀质量。
发明内容
本发明所要解决的技术问题是弥补上述现有技术的缺陷,提供一种表面镀钯键合铜丝。
本发明的技术问题通过以下技术方案予以解决。
这种表面镀钯键合铜丝,包括铜为主组分的銅芯材,以及在所述銅芯材上镀覆形成的钯层。
这种表面镀钯键合铜丝的特点是:
由铜为主组分的铜芯材添加改善延伸性能的微量金属,经过单晶熔炼拉伸成铜合金芯线并在表面镀钯后再超细拉伸为表面镀钯键合铜丝。
本发明的技术问题通过以下进一步的技术方案予以解决。
所述主组分的銅芯材是纯度至少为99.9980%的高纯銅合金材料。
所述改善延伸性能的微量金属及其与主组分的銅芯材的重量百万分比(parts per million,缩略词为ppm)分别如下:
钙:3~5ppm;
镁:1~3ppm;
铝:2~4ppm;
锡:1~3ppm。所述单晶熔炼拉伸成的铜合金芯线具有纯单晶体结构,添加改善延伸性能的微量金属,可以明显提高单晶铜合金芯线的延伸性能。在后续的超细拉伸过程中不必进行中问退火就具有较好的最终塑性变形能力,在经过带惰性气体保护的动态在线退火后延伸率可达12%以上,其中直径为Ф23μm以下的超细键合铜丝的延伸率至少为11%,有利于焊接键合时充分变形,提高线弧刚性和高度,提高拉断力及可靠性。
所述镀覆形成的钯层,是在真空镀膜设备中进行动态连续磁控溅射真空镀膜形成的钯层。
所述真空镀膜设备的真空度为10-1~10Pa。
所述真空镀膜设备的阴极靶材为金和钯中的一种。可以使溅镀率达到0.1~1.0μm/min,其镀覆钯层附着力远大于化学触击电镀的镀层,在后续拉伸变形时变形一致,表面均匀,致密完整。
本发明的技术问题通过以下再进一步的技术方案予以解决。
优选的是,所述主组分的銅芯材原料是6N銅(Six Nines Coppe=99.9999%),即纯度为99.9999%的高纯銅。
所述单晶熔炼后拉伸的铜合金芯线的直径为Ф0.05~0.25mm,属于超细芯材。
所述镀覆形成的钯层厚度为0.1~3.0μm。
所述超细拉伸为表面镀钯键合铜丝的最终成品直径为Ф18~50μm。
本发明与现有技术对比的有益效果是:
本发明的表面镀钯键合铜丝在后续的超细拉伸过程中不必进行中间退火就具有较好的最终塑性变形能力,其延伸率至少为11%,镀钯层在压力加工过程中变形一致,表面均匀,致密完整,尤其是有利于焊接键合时充分变形,提高拉断力及可靠性,而且,产品成本可以控制在6元/百米左右,性价比高。
具体实施方式
下面结合具体实施方式对本发明进行说明。
一种表面镀钯键合铜丝,包括铜为主组分的銅芯材,以及在銅芯材上镀覆形成的钯层。由铜为主组分的铜芯材添加改善延伸性能的微量金属,经过单晶熔炼拉伸成的铜芯线并在表面镀钯后再超细拉伸为表面镀钯键合铜丝。
主组分的銅芯材是纯度为99.9988%的高纯銅合金材料,选取6N高纯铜原料,添加5ppm的钙、2.3ppm的镁、3ppm的铝和2.8ppm的锡进行单晶熔炼,经化学分析其组分的重量百万分比分别如下:
铜    99998.00×10-6
铁    0.05×10-6
硅    0.08×10-6
硫    0.01×10-6
银    0.10×10-6
砷    0.01×10-6
铍    0.03×10-6
其它  0.12×10-6
改善延伸性能的微量金属及其与主组分的銅芯材的重量百万分比分别如下:
钙    4.20×10-6
镁    2.00×10-6
铝    2.80×10-6
锡    2.60×10-6
单晶熔炼拉伸而成的直径为Ф0.10mm的单晶铜合金芯线卷绕在不锈钢卷轴上,传送至真空镀膜设备中进行动态连续磁控真空溅射,在单晶铜丝表面镀覆形成厚度为0.36μm的钯层。
真空镀膜设备的真空度为10-1~10Pa,阴极靶材为5N的高纯钯块,尺寸为600mm×150mm×5mm(长×宽×高)。
将表面镀钯的铜合金芯线进行超细拉伸,获得最终直径为Ф20μm的表面镀钯键合铜丝成品。
镀层表面检查采用80~100倍的金相显微镜,结果如下:
表面的钯镀层均匀光亮,致密完整,无裂痕、起皮、脱落。
将表面镀钯键合铜丝进行动态连续退火,退火温度为468±0.5℃,四温区控制,温区总长度1200mm,退火速度1m/sec。
退火后力学性能测试采用拉力测试仪,结果如下:
拉断力:7.62g(标准值为5g);
延伸率:13.46%(标准值为10~14%);
抗拉强度:240MPa(标准值为至少210MPa);
烧球后的球硬度(Hv0.002):48;
线硬度(Hv0.01):98;
电阻率:1.72μΩ×cm;
熔断电流:0.98A(弧长3mm);
成球特性:球形完美(5N氮气烧球保护下,球径40μm)。
焊线试验采用型号为ASM EAGLE60的焊线机,焊线产品代号为SOP16,结果如下:
第一焊点完全正常,无明显金属铝层挤出,无弹坑出现;
第二焊点鱼尾形状完全打开,貌似金线,拉力正常;
焊线拉力和球推力测试,结果如下:
焊线拉力:8~9g(标准值为至少5g);
球推力:31~36g(标准值为至少20g);
推球试验后,芯片表面有足够的残留。
以上多项测试结果表明:本具体实施方式的表面镀钯键合铜丝能够满足现代封装的高端键合要求。
以上内容是结合具体的优选实施方式对本发明所作的进一步详细说明,不能认定本发明的具体实施只局限于这些说明。对于本发明所属技术领域的普通技术人员来说,在不脱离本发明构思的前提下做出若干等同替代或明显变型,而且性能或用途相同,都应当视为属于本发明由所提交的权利要求书确定的专利保护范围。

Claims (7)

1.一种表面镀钯键合铜丝,包括铜为主组分的铜芯材,以及在所述铜芯材上镀覆形成的钯层,由铜为主组分的铜芯材添加改善延伸性能的微量金属,经过单晶熔炼拉伸成铜合金芯线并在表面镀钯后再超细拉伸为键合铜丝;所述主组分的铜芯材原料是纯度为99.9999%的高纯铜,其特征在于:
所述改善延伸性能的微量金属及其与主组分的铜芯材的重量百万分比(parts per million,缩略词为ppm)分别如下:
钙:3~5ppm;
镁:1~3ppm;
铝:2~4ppm;
锡:1~3ppm。
2.如权利要求1所述的表面镀钯键合铜丝,其特征在于:
所述镀覆形成的钯层,是在真空镀膜设备中进行动态连续磁控溅射真空镀膜形成的钯层。
3.如权利要求2所述的表面镀钯键合铜丝,其特征在于:
所述真空镀膜设备的真空度为10-1~10Pa。
4.如权利要求3所述的表面镀钯键合铜丝,其特征在于:
所述真空镀膜设备的阴极靶材为金和钯中的一种。
5.如权利要求4所述的表面镀钯键合铜丝,其特征在于:
所述单晶熔炼后拉伸的铜合金芯线的直径为Φ0.05~0.25mm。
6.如权利要求5所述的表面镀钯键合铜丝,其特征在于:
所述镀覆形成的钯层厚度为0.1~3.0μm。
7.如权利要求6所述的表面镀钯键合铜丝,其特征在于:
所述超细拉伸为表面镀钯键合铜丝的最终成品直径为Φ18~50μm。 
CN2010106207163A 2010-12-31 2010-12-31 一种表面镀钯键合铜丝 Active CN102130067B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2010106207163A CN102130067B (zh) 2010-12-31 2010-12-31 一种表面镀钯键合铜丝

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2010106207163A CN102130067B (zh) 2010-12-31 2010-12-31 一种表面镀钯键合铜丝

Publications (2)

Publication Number Publication Date
CN102130067A CN102130067A (zh) 2011-07-20
CN102130067B true CN102130067B (zh) 2012-05-02

Family

ID=44268084

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010106207163A Active CN102130067B (zh) 2010-12-31 2010-12-31 一种表面镀钯键合铜丝

Country Status (1)

Country Link
CN (1) CN102130067B (zh)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102263038A (zh) * 2011-08-19 2011-11-30 张若京 键合铜丝在生产过程中的表面处理技术
CN103943584A (zh) * 2013-01-18 2014-07-23 日月光半导体制造股份有限公司 用于半导体装置的焊线
CN103219312B (zh) * 2013-03-01 2015-12-23 溧阳市虹翔机械制造有限公司 一种镀钯镀金的双镀层键合铜丝
CN103219246B (zh) * 2013-03-01 2015-11-25 溧阳市虹翔机械制造有限公司 一种镀钯镀银的双镀层键合铜丝的制造方法
CN103219311B (zh) * 2013-03-01 2015-12-09 溧阳市虹翔机械制造有限公司 一种镀钯镀银的双镀层键合铜丝
CN103219249B (zh) * 2013-03-01 2016-01-06 溧阳市虹翔机械制造有限公司 一种镀钯镀金的双镀层键合铜丝的制造方法
CN103745963B (zh) * 2014-01-28 2016-09-28 铭凯益电子(昆山)有限公司 铜基引线及载有铜基引线的半导体封装结构
SG10201408305YA (en) * 2014-12-11 2016-07-28 Heraeus Deutschland Gmbh & Co Kg Bonding wire for a semiconductor device
SG10201408586XA (en) * 2014-12-22 2016-07-28 Heraeus Materials Singapore Pte Ltd Corrosion and moisture resistant bonding wire
CN104835797B (zh) * 2015-03-23 2017-09-26 辽宁凯立尔电子科技有限公司 一种铜钯银合金键合引线及其制备方法
CN104810457A (zh) * 2015-03-31 2015-07-29 长治虹源光电科技有限公司 一种基于镀钯铜线的led封装工艺
CN106282619B (zh) * 2015-05-18 2018-04-27 吕传盛 耐磨耗高强度无镀层的铝基线材及其制备方法
MY162048A (en) 2015-06-15 2017-05-31 Nippon Micrometal Corp Bonding wire for semiconductor device
EP3136435B1 (en) 2015-07-23 2022-08-31 Nippon Micrometal Corporation Bonding wire for semiconductor device
SG10201600329SA (en) * 2016-01-15 2017-08-30 Heraeus Materials Singapore Pte Ltd Coated wire
CN106086962A (zh) * 2016-06-06 2016-11-09 上海铭沣半导体科技有限公司 一种封装用镀金钯键合铜线的生产工艺
CN109457143A (zh) * 2018-10-30 2019-03-12 深圳粤通应用材料有限公司 一种纯镍镀钯高温导电丝及其制备方法
CN110042357B (zh) * 2019-05-22 2021-05-14 河南理工大学 无线充电用合金线制备方法及制备用的多靶磁控溅射装置
CN111180406A (zh) * 2020-01-04 2020-05-19 深圳金斯达应用材料有限公司 一种合金钯涂镀键合材料

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1949493A (zh) * 2006-11-03 2007-04-18 宁波康强电子股份有限公司 键合铜丝及其制备方法
CN1949492A (zh) * 2006-11-03 2007-04-18 宁波康强电子股份有限公司 一种键合铜丝及其制备方法
CN101707194A (zh) * 2009-11-11 2010-05-12 宁波康强电子股份有限公司 一种镀钯键合铜丝及其制造方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6365034A (ja) * 1986-09-05 1988-03-23 Furukawa Electric Co Ltd:The 銅細線とその製造方法
US20080061140A1 (en) * 2006-09-08 2008-03-13 Consolidated Graphics, Inc. Tamper resistant packaging with security tag

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1949493A (zh) * 2006-11-03 2007-04-18 宁波康强电子股份有限公司 键合铜丝及其制备方法
CN1949492A (zh) * 2006-11-03 2007-04-18 宁波康强电子股份有限公司 一种键合铜丝及其制备方法
CN101707194A (zh) * 2009-11-11 2010-05-12 宁波康强电子股份有限公司 一种镀钯键合铜丝及其制造方法

Also Published As

Publication number Publication date
CN102130067A (zh) 2011-07-20

Similar Documents

Publication Publication Date Title
CN102130067B (zh) 一种表面镀钯键合铜丝
CN102130068B (zh) 一种表面有复合镀层的合金型键合丝
TWI574279B (zh) Connecting wires for semiconductor devices
JP4349641B1 (ja) ボールボンディング用被覆銅ワイヤ
WO2015064357A1 (ja) 銅合金線、銅合金撚線、被覆電線、ワイヤーハーネス及び銅合金線の製造方法
CN109003903B (zh) 一种键合金丝及其制备方法
TW201037777A (en) Bonding wire
JP2005167020A (ja) ボンディングワイヤーおよびそれを使用した集積回路デバイス
CN105762129B (zh) 一种铜基表面镀镍钯金键合丝的制备方法
WO2019041587A1 (zh) 一种电子封装用高可靠性铜合金键合丝及其制备方法
WO2017209279A1 (ja) 表面処理材およびその製造方法ならびに表面処理材を用いて形成した部品
TW201205695A (en) Bonding wire for semiconductor
TW202020235A (zh) 鈀被覆銅接合線及其製造方法
JP5109881B2 (ja) 銅ボンディングワイヤ
CN107904434A (zh) 一种超细超长铜合金丝及其生产方法
TW201942989A (zh) 球焊用貴金屬被覆銀線及其製造方法、及使用球焊用貴金屬被覆銀線的半導體裝置及其製造方法
JP5534565B2 (ja) ボンディングワイヤ及びその製造方法
TWI525726B (zh) Preparation method of package wire with skin layer and its finished product
CN104299954A (zh) 一种用于半导体焊接的铜线
JPH0332033A (ja) 電子装置
CN111180406A (zh) 一种合金钯涂镀键合材料
US11456271B2 (en) Noble metal-coated silver wire for ball bonding and method for producing the same, and semiconductor device using noble metal-coated silver wire for ball bonding and method for producing the same
CN111961913B (zh) 一种键合引线及其加工工艺
CN110718526A (zh) 一种超细线距电子封装用稀土铜合金键合丝及其制备方法
CN116875840B (zh) 耐高温抗氧化耐热疲劳之高功率用粗铜线及其制造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant