CN100338790C - 在硅衬底上制备铟镓铝氮薄膜的方法 - Google Patents

在硅衬底上制备铟镓铝氮薄膜的方法 Download PDF

Info

Publication number
CN100338790C
CN100338790C CNB200510030319XA CN200510030319A CN100338790C CN 100338790 C CN100338790 C CN 100338790C CN B200510030319X A CNB200510030319X A CN B200510030319XA CN 200510030319 A CN200510030319 A CN 200510030319A CN 100338790 C CN100338790 C CN 100338790C
Authority
CN
China
Prior art keywords
layer
aluminum
gallium
indium
silicon substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB200510030319XA
Other languages
English (en)
Other versions
CN1770484A (zh
Inventor
江风益
王立
方文卿
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lattice Power Jiangxi Corp
Original Assignee
Lattice Power Jiangxi Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lattice Power Jiangxi Corp filed Critical Lattice Power Jiangxi Corp
Priority to CNB200510030319XA priority Critical patent/CN100338790C/zh
Publication of CN1770484A publication Critical patent/CN1770484A/zh
Priority to US12/067,761 priority patent/US7615420B2/en
Priority to EP06791169A priority patent/EP1930957B1/en
Priority to KR1020087006754A priority patent/KR101166954B1/ko
Priority to JP2008532571A priority patent/JP2009510729A/ja
Priority to DE602006021326T priority patent/DE602006021326D1/de
Priority to AT06791169T priority patent/ATE505816T1/de
Priority to PCT/CN2006/002583 priority patent/WO2007036163A1/zh
Application granted granted Critical
Publication of CN100338790C publication Critical patent/CN100338790C/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02639—Preparation of substrate for selective deposition
    • H01L21/02642—Mask materials other than SiO2 or SiN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02458—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02491—Conductive materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02496—Layer structure
    • H01L21/02502—Layer structure consisting of two layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/0254—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02496—Layer structure
    • H01L21/02505—Layer structure consisting of more than two layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005—Processes
    • H01L33/0062—Processes for devices with an active region comprising only III-V compounds
    • H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
    • H01L33/007—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Chemical Vapour Deposition (AREA)

Abstract

本发明公开了一种在硅衬底上制备铟镓铝氮薄膜的方法，它通过引入金属镁进行在线区域掩膜，即先在硅衬底上形成一层镁掩模层或金属过渡层，然后再形成一层金属过渡层或镁掩模层，最后形成一层铟镓铝氮半导体层；先在硅衬底上形成一层金属过渡层，然后再分别依次向上形成一层第一铟镓铝氮半导体层、镁掩模层和第二铟镓铝氮半导体层。本发明可以减少硅衬底上生长的铟镓铝氮材料的位错密度，提高晶体质量。

Description

在硅衬底上制备铟镓铝氮薄膜的方法
技术领域
本发明涉及半导体材料，尤其是涉及一种在硅衬底上制备铟镓铝氮薄膜的方法。
背景技术：
铟镓铝氮(InxGayAl1-x-yN，0＜＝x＜＝1，0＜＝y＜＝1)是制备短波长发光器件的优选材料体系。近年来已经用铟镓铝氮材料制造出许多新颖的发光器件，如蓝色、绿色、白色发光二极管，紫色半导体激光器等等。同时铟镓铝氮材料也是制备许多高性能电子器件的良好材料。现有技术中，在蓝宝石衬底和碳化硅衬底上制备铟镓铝氮材料的方法已经较为成熟。根据这些公开的技术，已经可以制备出高质量的铟镓铝氮材料。但是，碳化硅衬底非常昂贵，用于生长铟镓铝氮材料将使成本很高。而蓝宝石衬底也比较贵，而且它是绝缘体且加工困难，不能制成具有上下电极的芯片结构，这样就导致器件制造工艺复杂，成本增加。硅是一种最成熟的半导体材料，它不仅价格便宜，而且容易控制其导电类型和电阻率，其加工工艺也很成熟，如果用于生长铟镓铝氮将可以大大节约成本。然而由于硅衬底与铟镓铝氮材料之间的晶格失配和热膨胀系数失配很大，在硅衬底上生长的铟镓铝氮材料一般含有很高的位错密度。铟镓铝氮材料中的位错可以起到非辐射复合中心的作用，因此使用高位错密度的铟镓铝氮材料制造的器件发光效率不高。
发明内容：
本发明的目的在于提供一种在硅衬底上制备铟镓铝氮薄膜的方法，该方法可以有效降低硅衬底上生长的铟镓铝氮材料的位错密度，提高晶体质量。
本发明的目的是这样实现的：
在硅衬底上制备铟镓铝氮薄膜(InxGayAl1-x-yN，0＜＝x＜＝1，0＜＝y＜＝1)的方法之一，包含以下步骤：
(1)、在硅衬底上形成一层镁掩模层；
(2)、在所述的镁掩模层上形成一层金属过渡层，该金属过渡层由铝层、钛层或铝钛合金层形成；
(3)、在所述金属过渡层上形成铟镓铝氮半导体层；
其中所述的镁掩模层只覆盖部分硅衬底表面，被覆盖部分的面积占衬底总面积的10％-90％。
在硅衬底上制备铟镓铝氮薄膜(InxGayAl1-x-yN，0＜＝x＜＝1，0＜＝y＜＝1)的方法之二，包含以下步骤：
(1)、在硅衬底上形成一层金属过渡层，该金属过渡层由铝层、钛层或铝钛合金层形成；
(2)、在所述的金属过渡层上形成一层镁掩模层；
(3)、在所述的镁掩模层上形成铟镓铝氮半导体层；
其中所述的镁掩模层只覆盖部分金属过渡层表面，被覆盖部分的面积占衬底总面积的10％-90％。
在硅衬底上制备铟镓铝氮薄膜(InxGayAl1-x-yN，0＜＝x＜＝1，0＜＝y＜＝1)的方法之三，包含以下步骤：
(1)、在硅衬底上形成一层金属过渡层，该金属过渡层由铝层、钛层或铝钛合金层形成；
(2)、在所述的金属过渡层上形成第一铟镓铝氮半导体层；
(3)、在所述的铟镓铝氮半导体层上形成一层镁掩模层；
(4)、在所述的镁掩模层上形成第二铟镓铝氮半导体层；
其中所述的镁掩模层只覆盖部分第一铟镓铝氮半导体层表面，被覆盖部分的面积占衬底总面积的10％-90％。
所述的第一铟镓铝氮半导体层厚度介于1个单元子层到3微米之间。
本发明的目的是通过使用金属镁进行在线掩膜来实现的。由于在镁掩模层上难以进行铟镓铝氮材料生长，因此它可以用作铟镓铝氮生长的掩膜。在本发明的第一种方案中，在硅衬底上沉积一层镁掩膜层，该掩膜层只覆盖部分衬底表面，为了避免暴露的区域被氮化形成氮化硅，沉积镁层之后再在暴露的衬底表面上沉积一层金属铝，这样衬底表面部分被镁覆盖，其余部分则被铝覆盖。然后进行铟镓铝氮材料生长，此时在铝层上铟镓铝氮开始生长，而镁层上则难以生长。但铟镓铝氮材料生长到一定厚度，并超过掩膜层后，便开始进行横向生长。由于横向生长的铟镓铝氮材料位错密度很低，这样长成的薄膜的总位错密度就被降低。在本发明的第二种方案中，首先在硅衬底上覆盖一层铝过渡层，然后在铝层上用镁进行区域掩膜。这样在暴露的铝层上开始铟镓铝氮材料生长，到一定厚度并超过掩膜层后，开始进行横向生长，最终横向连接形成完整的薄膜向上生长。同样由于横向生长的铟镓铝氮材料位错密度很低，薄膜的总位错密度被降低。在本发明的第三种方案中，首先在硅衬底上覆盖一层铝过渡层，然后生长一层第一铟镓铝氮层，该层中含有大量位错。然后用镁进行在线区域掩膜。掩膜后进行第二铟镓铝氮层生长，这样镁掩膜的区域位错被阻挡而难以向上延伸。暴露的区域可以继续生长铟镓铝氮，到一定厚度并超过掩膜层后，开始进行横向生长，最终重新连接形成完整的薄膜后向上生长。同样，由于横向生长的铟镓铝氮材料位错密度很低，第二铟镓铝氮层的总位错密度被降低。在以上的方案中铝层还可以换成钛层或铝钛合金层。
因此本发明具有可以有效降低硅衬底上生长的铟镓铝氮材料的位错密度、提高晶体质量的优点。
附图说明：
图1是本发明实施例1在硅衬底上生长铟镓铝氮材料的叠层结构剖面示意图。
图2是本发明实施例2在硅衬底上生长铟镓铝氮材料的叠层结构剖面示意图。
图3是本发明实施例3在硅衬底上生长铟镓铝氮材料的叠层结构剖面示意图。
图中1为硅衬底，2为金属过渡层，3为镁掩膜层，4为铟镓铝氮半导体层，5为第一铟镓铝氮半导体层，6为第二铟镓铝氮半导体层。
具体实施方式：
下面用3个实施例对本发明的方法进行进一步的说明。
实施例1：
把一个硅(111)衬底1清洗干净，放入一金属有机化学气相沉积设备的反应室，首先在高温下用氢气对衬底1表面进行5分钟热处理，然后降低温度到720℃下，通入二茂镁沉积0.5个单原子层的金属镁掩膜层3。接着同样在720℃下依次沉积一金属铝薄层和一氮化铝缓冲层即金属过渡层2，最后升高温度到1050℃沉积3微米氮化镓层即铟镓铝氮半导体层4。
实施例2：
把一个硅(111)衬底1清洗干净，放入一金属有机化学气相沉积设备的反应室，首先在高温下用氢气对衬底1表面进行5分钟热处理，然后降低温度到900℃下沉积一金属钛薄层即金属过渡层2。接着在880℃下在钛层上沉积1个单原子层的金属镁掩膜层3。仍保持在880℃，沉积一氮化铝缓冲层，最后升高温度到1030℃沉积3微米氮化镓层即铟镓铝氮半导体层4。
实施例3：
把一个硅(111)衬底1清洗干净，放入一金属有机化学气相沉积设备的反应室，首先在高温下用氢气对衬底1表面进行5分钟热处理，然后降低温度到800℃下沉积一铝钛合金薄层即金属过渡层2。保持800℃在铝层上沉积一氮化铝缓冲层，然后升高温度到1030℃在氮化铝层上沉积0.5微米的第一氮化镓层即第一铟镓铝氮半导体层5。接着在同样温度下在第一氮化镓层上沉积2个单原子层的镁掩膜层3。然后依次再沉积2微米厚的掺硅氮化镓层、5个周期铟镓氮/氮化镓多量子阱和0.1微米厚的掺镁氮化镓层即第二铟镓铝氮半导体层4。

Claims (4)

1、一种在硅衬底上制备铟镓铝氮薄膜的方法，其特征在于：
(1)、在硅衬底上形成一层镁掩模层；
(2)、在所述的镁掩模层上形成一层金属过渡层，该金属过渡层由铝层、钛层或铝钛合金层形成；
(3)、在所述金属过渡层上形成铟镓铝氮半导体层；
其中所述的镁掩模层只覆盖部分硅衬底表面，被覆盖部分的面积占衬底总面积的10％-90％。
2、在硅衬底上制备铟镓铝氮薄膜的方法，其特征在于：
(1)、在硅衬底上形成一层金属过渡层，该金属过渡层由铝层、钛层或铝钛合金层形成；
(2)、在所述的金属过渡层上形成一层镁掩模层；
(3)、在所述的镁掩模层上形成铟镓铝氮半导体层；
其中所述的镁掩模层只覆盖部分金属过渡层表面，被覆盖部分的面积占衬底总面积的10％-90％。
3、在硅衬底上制备铟镓铝氮薄膜的方法，其特征在于：
(1)、在硅衬底上形成一层金属过渡层，该金属过渡层由铝层、钛层或铝钛合金层形成；
(2)、在所述的金属过渡层上形成第一铟镓铝氮半导体层；
(3)、在所述的铟镓铝氮半导体层上形成一层镁掩模层；
(4)、在所述的镁掩模层上形成第二铟镓铝氮半导体层；
其中所述的镁掩模层只覆盖部分第一铟镓铝氮半导体层表面，被覆盖部分的面积占衬底总面积的10％-90％。
4、如权利要求3所述的在硅衬底上制备铟镓铝氮薄膜的方法，其特征在于：所述的第一铟镓铝氮半导体层厚度介于1个单元子层到3微米之间。
CNB200510030319XA 2005-09-30 2005-09-30 在硅衬底上制备铟镓铝氮薄膜的方法 Expired - Fee Related CN100338790C (zh)

Priority Applications (8)

Application Number Priority Date Filing Date Title
CNB200510030319XA CN100338790C (zh) 2005-09-30 2005-09-30 在硅衬底上制备铟镓铝氮薄膜的方法
US12/067,761 US7615420B2 (en) 2005-09-30 2006-09-26 Method for manufacturing indium gallium aluminium nitride thin film on silicon substrate
JP2008532571A JP2009510729A (ja) 2005-09-30 2006-09-29 シリコン基板上に窒化インジウムガリウムアルミニウム薄膜を製造するための方法
KR1020087006754A KR101166954B1 (ko) 2005-09-30 2006-09-29 실리콘 기판상에 인듐 갈륨 알루미늄 나이트라이드 박막을제조하는 방법
EP06791169A EP1930957B1 (en) 2005-09-30 2006-09-29 Method for manufacturing indium gallium aluminium nitride thin film on silicon substrate
DE602006021326T DE602006021326D1 (de) 2005-09-30 2006-09-29 Verfahren zur herstellung eines indium-gallium-aluminium-nitrid-dünnfilms auf einem siliziumsubstrat
AT06791169T ATE505816T1 (de) 2005-09-30 2006-09-29 Verfahren zur herstellung eines indium-gallium- aluminium-nitrid-dünnfilms auf einem siliziumsubstrat
PCT/CN2006/002583 WO2007036163A1 (fr) 2005-09-30 2006-09-29 Procede de fabrication d'un film mince en nitrure d'aluminium gallium indium sur un substrat de silicium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB200510030319XA CN100338790C (zh) 2005-09-30 2005-09-30 在硅衬底上制备铟镓铝氮薄膜的方法

Publications (2)

Publication Number Publication Date
CN1770484A CN1770484A (zh) 2006-05-10
CN100338790C true CN100338790C (zh) 2007-09-19

Family

ID=36751608

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB200510030319XA Expired - Fee Related CN100338790C (zh) 2005-09-30 2005-09-30 在硅衬底上制备铟镓铝氮薄膜的方法

Country Status (8)

Country Link
US (1) US7615420B2 (zh)
EP (1) EP1930957B1 (zh)
JP (1) JP2009510729A (zh)
KR (1) KR101166954B1 (zh)
CN (1) CN100338790C (zh)
AT (1) ATE505816T1 (zh)
DE (1) DE602006021326D1 (zh)
WO (1) WO2007036163A1 (zh)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2221853B1 (en) 2009-02-19 2012-04-25 S.O.I. TEC Silicon Relaxation and transfer of strained material layers
CN101702418B (zh) * 2009-10-23 2011-02-16 山东华光光电子有限公司 降低位错缺陷的GaN基LED芯片外延生长方法
KR101762177B1 (ko) * 2010-12-17 2017-07-27 삼성전자 주식회사 반도체 소자 및 반도체 소자 제조 방법
US8698163B2 (en) 2011-09-29 2014-04-15 Toshiba Techno Center Inc. P-type doping layers for use with light emitting devices
US20130082274A1 (en) 2011-09-29 2013-04-04 Bridgelux, Inc. Light emitting devices having dislocation density maintaining buffer layers
US9012921B2 (en) 2011-09-29 2015-04-21 Kabushiki Kaisha Toshiba Light emitting devices having light coupling layers
US8664679B2 (en) 2011-09-29 2014-03-04 Toshiba Techno Center Inc. Light emitting devices having light coupling layers with recessed electrodes
US9178114B2 (en) 2011-09-29 2015-11-03 Manutius Ip, Inc. P-type doping layers for use with light emitting devices
US8853668B2 (en) 2011-09-29 2014-10-07 Kabushiki Kaisha Toshiba Light emitting regions for use with light emitting devices
TWI550921B (zh) * 2014-07-17 2016-09-21 嘉晶電子股份有限公司 氮化物半導體結構
JP6783990B2 (ja) * 2017-09-07 2020-11-11 豊田合成株式会社 Ｉｉｉ族窒化物半導体素子の製造方法および基板の製造方法
WO2020047825A1 (en) * 2018-09-07 2020-03-12 Enkris Semiconductor, Inc. Semiconductor structure and manufacturing method thereof
CN113192820B (zh) * 2021-03-12 2023-04-11 南昌大学 一种硅衬底氮化铝薄膜的制备方法
CN116364825A (zh) * 2023-06-01 2023-06-30 江西兆驰半导体有限公司 复合缓冲层及其制备方法、外延片及发光二极管
CN116978991B (zh) * 2023-09-22 2023-12-12 江西兆驰半导体有限公司 发光二极管外延片及其制备方法、led

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01135396A (ja) * 1987-11-20 1989-05-29 Sanyo Electric Co Ltd 衣類用乾燥機
JPH01135397A (ja) * 1987-11-18 1989-05-29 Matsushita Electric Ind Co Ltd スチームアイロン
CN1162919C (zh) * 1997-03-25 2004-08-18 三菱电线工业株式会社 具有低位错密度的氮化镓族晶体基底部件及其用途和制法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5152805A (en) * 1989-12-29 1992-10-06 Gte Laboratories Incorporated M-I-M' device and fabrication method
JP3454037B2 (ja) * 1996-09-27 2003-10-06 日立電線株式会社 ＧａＮ系素子用基板及びその製造方法及びＧａＮ系素子
US20050018752A1 (en) * 1997-10-03 2005-01-27 Anglin Richard L. Chirping digital wireless system
JP3550070B2 (ja) * 1999-03-23 2004-08-04 三菱電線工業株式会社 ＧａＮ系化合物半導体結晶、その成長方法及び半導体基材
JP3760663B2 (ja) * 1999-03-31 2006-03-29 豊田合成株式会社 Ｉｉｉ族窒化物系化合物半導体素子の製造方法
JP2001007449A (ja) * 1999-06-25 2001-01-12 Fuji Electric Co Ltd Ｉｉｉ族窒化物半導体薄膜とその製造方法
JP4665286B2 (ja) * 2000-03-24 2011-04-06 三菱化学株式会社 半導体基材及びその製造方法
JP2002284600A (ja) * 2001-03-26 2002-10-03 Hitachi Cable Ltd 窒化ガリウム結晶基板の製造方法及び窒化ガリウム結晶基板
US6955932B2 (en) * 2003-10-29 2005-10-18 International Business Machines Corporation Single and double-gate pseudo-FET devices for semiconductor materials evaluation
JP4332720B2 (ja) * 2003-11-28 2009-09-16 サンケン電気株式会社 半導体素子形成用板状基体の製造方法
CN100403562C (zh) * 2005-03-15 2008-07-16 金芃 垂直结构的半导体芯片或器件

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01135397A (ja) * 1987-11-18 1989-05-29 Matsushita Electric Ind Co Ltd スチームアイロン
JPH01135396A (ja) * 1987-11-20 1989-05-29 Sanyo Electric Co Ltd 衣類用乾燥機
CN1162919C (zh) * 1997-03-25 2004-08-18 三菱电线工业株式会社 具有低位错密度的氮化镓族晶体基底部件及其用途和制法

Also Published As

Publication number Publication date
EP1930957A1 (en) 2008-06-11
US7615420B2 (en) 2009-11-10
DE602006021326D1 (de) 2011-05-26
ATE505816T1 (de) 2011-04-15
KR20080072631A (ko) 2008-08-06
EP1930957A4 (en) 2009-08-19
EP1930957B1 (en) 2011-04-13
US20080248633A1 (en) 2008-10-09
WO2007036163A1 (fr) 2007-04-05
KR101166954B1 (ko) 2012-07-19
JP2009510729A (ja) 2009-03-12
CN1770484A (zh) 2006-05-10

Similar Documents

Publication Publication Date Title
CN100338790C (zh) 在硅衬底上制备铟镓铝氮薄膜的方法
US7811902B2 (en) Method for manufacturing nitride based single crystal substrate and method for manufacturing nitride based light emitting diode using the same
US8278656B2 (en) Substrate for the epitaxial growth of gallium nitride
CN103578926B (zh) 半导体缓冲结构、半导体器件和制造半导体器件的方法
US20060091408A1 (en) Nitride based semiconductor device using nanorods and process for preparing the same
US20060166390A1 (en) Optoelectronic substrate and methods of making same
CN100338785C (zh) 半导体发光元件
CN106229390B (zh) 一种GaN基发光二极管芯片的生长方法
TW201220361A (en) Epitaxial substrate, semiconductor light-emitting device using such epitaxial substrate and fabrication thereof
JP4912843B2 (ja) Ｉｉｉ族窒化物化合物半導体発光素子の製造方法
CN109980061A (zh) 采用2d材料磊晶去疵单晶基板及其制备方法和制作组件
CN1820353A (zh) 氮化物半导体外延层的生长方法
CN100352002C (zh) 氮化物单晶生长方法及应用
KR20090115826A (ko) 그룹 3족 질화물계 반도체 소자용 버퍼층 및 그 제조 방법
US20240113174A1 (en) Laminate and method of manufacturing laminate
CN106373869A (zh) 半导体芯片的制造方法
CN100544045C (zh) 一种半导体发光器件及其制造方法
CN101651175A (zh) 半导体发光元件及其制造方法
CN100372138C (zh) 在硅衬底上制备铟镓铝氮材料的方法
CN210897327U (zh) 硅基应力协变衬底及垂直结构氮化镓led
CN210984756U (zh) 具有2d材料中介层的外延基板
CN102136414B (zh) 减少半导体外延位错发生的氮化镓半导体结构及其方法
US8026517B2 (en) Semiconductor structures
CN114300592B (zh) 一种Mini LED外延结构及其制造方法
CN114188449B (zh) 一种电子阻挡层生长方法、外延层及led芯片

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: JINGNENG PHOTOELECTRIC( JIANGXI ) CO., LTD.

Free format text: FORMER OWNER: NANCHANG UNIV.

Effective date: 20060804

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20060804

Address after: 330047 No. 235 East Nanjing Road, Jiangxi, Nanchang

Applicant after: Lattice Power (JiangXi) Corp.

Address before: 330047 material research institute, Nanchang University, 235 East Nanjing Road, Nanchang, Jiangxi

Applicant before: Nanchang University

C14 Grant of patent or utility model
GR01 Patent grant
PE01 Entry into force of the registration of the contract for pledge of patent right

Effective date of registration: 20090526

Pledge (preservation): Pledge

PC01 Cancellation of the registration of the contract for pledge of patent right

Date of cancellation: 20131107

Granted publication date: 20070919

Pledgee: Agricultural Bank of China branch in Nanchang hi tech Development Zone

Pledgor: Lattice Power (Jiangxi) Co., Ltd.

Registration number: 2009360000554

PLDC Enforcement, change and cancellation of contracts on pledge of patent right or utility model
PE01 Entry into force of the registration of the contract for pledge of patent right

Denomination of invention: Method for preparing InGaAlN thin film on silicon bulk

Effective date of registration: 20150320

Granted publication date: 20070919

Pledgee: Export Import Bank of China

Pledgor: Lattice Power (Jiangxi) Co., Ltd.

Registration number: 2015990000219

PLDC Enforcement, change and cancellation of contracts on pledge of patent right or utility model
PC01 Cancellation of the registration of the contract for pledge of patent right

Date of cancellation: 20160829

Granted publication date: 20070919

Pledgee: Export Import Bank of China

Pledgor: Lattice Power (Jiangxi) Co., Ltd.

Registration number: 2015990000219

PLDC Enforcement, change and cancellation of contracts on pledge of patent right or utility model
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20070919

Termination date: 20180930