Skip to content
View zhugw519's full-sized avatar
Block or Report

Block or report zhugw519

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
3 stars written in Verilog
Clear filter

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 2,977 740 Updated Jun 27, 2024

IC design and development should be faster,simpler and more reliable

Verilog 1,836 567 Updated Dec 31, 2021

Superscalar out-of-order RISC core (with Cache& MMU) and SoC, supporting GNU toolchain & Linux 4.20 kernel, having been verified on Xilinx Kintex-7 FPGA.

Verilog 36 4 Updated Jan 5, 2022