- wuxi
Block or Report
Block or report zhugw519
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseStars
Language: Verilog
Sort by: Most stars
3
stars
written in Verilog
Clear filter
IC design and development should be faster,simpler and more reliable
Superscalar out-of-order RISC core (with Cache& MMU) and SoC, supporting GNU toolchain & Linux 4.20 kernel, having been verified on Xilinx Kintex-7 FPGA.