Skip to content

🐥Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.

License

Notifications You must be signed in to change notification settings

zhajio1988/Open_RegModel

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

15 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

openreg


Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs using SystemRDL.

Directory Structure

In this repository, you will find:

  • tools -- tools used for building the reg models.
  • spec -- REG configuration option settings.
  • outdir -- generate register RTL and UVM regmodel dir.
├── outdir
│   └── pico_def_demo
│       └── spec
│           ├── defs
│           ├── manual
│           │   ├── accelera-generic_example
│           │   │   └── docs
│           │   ├── hwa_wrapper
│           │   │   └── docs
│           └── odif
├── spec
│   ├── defs            -- define file location(not used in our project)
│   ├── manual          -- *.rdl register description file location
│   │   └── RALBot-gen  -- ralbotgen python scripts(used to generate header file, uvm regmodel and html doc) 
|   |
│   └── odif            -- (not used in our project)
│       └── gen
└── tools               -- build tools
    ├── bin
    ├── etc
    └── make
Directory Name Description
*.h C header files
*.svh SystemVerilog header files
*_uvmreg.sv/*uvm_reg.sv UVM register model
*/docs Html document
*_reg.v Register RTL file

Using the openreg tools

first, modify tree.make,change tools path to your supports

%> ./tools/bin/tmake

About

🐥Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published