Skip to content
View yeshvanth-m's full-sized avatar

Block or report yeshvanth-m

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
yeshvanth-m/README.md
  • 👋 Hi, I’m Yeshvanth M
  • 👀 I’m interested in Embedded Systems, FPGAs and IoT
  • 🌱 I’m currently learning Embedded Software Development and HDLs for FPGA Design
  • 💞️ I’m looking to collaborate on some embedded projects
  • 📫 How to reach me: LinkedIn - linkedin.com/in/yeshvanth-muniraj/

Pinned Loading

  1. AES-128 AES-128 Public

    Advanced Encryption Standard 128-bit implementation in Hardware and Software

    Verilog 5

  2. Prototyping_with_FPGAs Prototyping_with_FPGAs Public

    HTML 4 1

  3. Wireless-Audio-Transmission-using-Li-Fi Wireless-Audio-Transmission-using-Li-Fi Public

    Wireless Audio Transmission using Li-Fi - Red Pitaya based Project

    Python 3 1

  4. UV-C-Based-Germs-Disinfecting-Machine UV-C-Based-Germs-Disinfecting-Machine Public

    C 1