Skip to content
View yanicasa's full-sized avatar

Block or report yanicasa

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. cva6 cva6 Public

    Forked from openhwgroup/cva6

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

    Assembly 1

  2. riscv-dv riscv-dv Public

    Forked from chipsalliance/riscv-dv

    Random instruction generator for RISC-V processor verification

    Python

  3. core-v-verif core-v-verif Public

    Forked from openhwgroup/core-v-verif

    Functional verification project for the CORE-V family of RISC-V cores.

    Assembly

  4. test_ci test_ci Public

    1

  5. skywater-pdk-libs-sky130_fd_sc_hd skywater-pdk-libs-sky130_fd_sc_hd Public

    Forked from google/skywater-pdk-libs-sky130_fd_sc_hd

    Verilog

  6. onlymonitor onlymonitor Public