Skip to content
View xz10620's full-sized avatar
😀
I may be slow to respond.
😀
I may be slow to respond.

Block or report xz10620

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@delta-io
Delta Lake delta-io
An open-source storage framework that enables building a Lakehouse architecture with compute engines including Spark, PrestoDB, Flink, Trino, and Hive and APIs

Wherever there is big data

@hlslibs
HLSLibs hlslibs
Open-Source High-Level Synthesis IP Libraries
@riscv-non-isa
RISC-V Non-ISA Specifications riscv-non-isa
The Open-Standard Instruction Set Architecture

Switzerland

@riscv
RISC-V riscv
The Open-Standard Instruction Set Architecture

Zurich, CH

@openhwgroup
OpenHW Group openhwgroup

Ottawa, Ontario, Canada

@sifive
SiFive sifive
We bring RISC-V, software, and silicon experts together to innovate with a modern, software-driven approach to semiconductors.

1875 South Grant Street Suite 600, San Mateo, CA 94402

@aws-deepracer
AWS DeepRacer aws-deepracer
Build robotics applications with AWS DeepRacer device software and hardware.
@SystemRDL
SystemRDL SystemRDL
Free & open-source SystemRDL tools
@aolofsson
Andreas Olofsson aolofsson
Reducing the barrier to silicon at Zero ASIC. Formerly @ DARPA, Adapteva, Analog Devices, Texas Instruments.

Zero ASIC Corporation Cambridge, MA, USA

@alexforencich
Alex Forencich alexforencich

UC San Diego La Jolla, CA