Currently a Final Year Undergraduate in ECE Domain. I am keenly interested in Digital IC Design, RTL Coding, and Design Verification,
Popular repositories Loading
-
RegisterTransferLevel
RegisterTransferLevel PublicThis Repo contains Verilog Codes of RTLs via Xilinx Vivado
-
Embedded-Projects
Embedded-Projects PublicThis Repository will consist of Microcontroller/Development Board Based Project simulation Using Proteus
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.