Skip to content
View vlsicad's full-sized avatar

Block or report vlsicad

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. clock-divide-by-n clock-divide-by-n Public

    this is verilog code for clock divider by n , n may be odd or even , and output clock is 50% duty cycle .

    Verilog 5 2

  2. stm8_breakout_board stm8_breakout_board Public

    this is allegro cadence 17.2 design of stm8s103f3 development board or breakout board with ch340c chip

    2 2

  3. STM32-ADC-DMA-UART STM32-ADC-DMA-UART Public

    STM32CubeIDE 1.2.0 project for 2 adc via dma , uart2 for sending values

    1 1

  4. serial_vb_code_with_plot serial_vb_code_with_plot Public

    Visual Basic .NET 1 1

  5. synthesis-scripts synthesis-scripts Public

    this repository contains maximum rtl syntesis tool script

    Tcl 1

  6. dsp-multirate-hdl-code-and-xilinx-implementation dsp-multirate-hdl-code-and-xilinx-implementation Public

    1