You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
The project begins with describing a digital circuit using VHDL and Xilinx Vivado 2018.3. It then optimizes the circuit using low-power techniques. Various strategies such as registering, clock gating, and a hybrid approach are tested to find the best solution.