Sends data from an ADC to a UART-USB interface
fpga
serial
pyserial
verilog
uart
daq
quartus-prime
finite-impulse-response
cyclone-v
signaltap
cyclone-v-gx-starter-kit
data-conversion-card
-
Updated
Feb 25, 2022 - VHDL
Sends data from an ADC to a UART-USB interface
Add a description, image, and links to the signaltap topic page so that developers can more easily learn about it.
To associate your repository with the signaltap topic, visit your repo's landing page and select "manage topics."