#

sideline

Here is 1 public repository matching this topic...

Remote-HWA / SideLine_Zynq

SideLine is a novel power side-channel vector based on delay-line components widely implemented in high-end SoC.

aes zynq attack hardware openssl delay remote rsa side-channel delay-line sideline delay-locked-loop

Updated Mar 25, 2021
C

Improve this page

Add a description, image, and links to the sideline topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the sideline topic, visit your repo's landing page and select "manage topics."