A Fault Tolerant Globally-Asynchronous-Locally-Synchronous Inter-Chip Communication Bridge on FPGAs
-
Updated
Oct 30, 2017 - VHDL
A Fault Tolerant Globally-Asynchronous-Locally-Synchronous Inter-Chip Communication Bridge on FPGAs
A Network-on-Chip for the System-of-Systems Era, Enabling mixed interface communication between embedded devices (MCU, sensors etc.) over a common protcol stack
Example of hardware trojan in a router detected with formal property verification
A Vivado IP of Hermes network-on-chip router with AXI streaming interfaces
Reconfigurable network on chip architecture for accelerating stochastic models
Vivado test IP for Hermes NoC Router
Add a description, image, and links to the network-on-chip topic page so that developers can more easily learn about it.
To associate your repository with the network-on-chip topic, visit your repo's landing page and select "manage topics."